Patents by Inventor Antonio Magazzu'
Antonio Magazzu' has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10396673Abstract: A DC-to-DC converter controller configured to generate phase control signals to control a plurality of power stages of a DC-to-DC converter where each power stage includes two phases. The DC-to-DC converter controller is configured to generate the phase control signals in a manner which (a) balances magnitude of current processed among the two phases of each power stage and (b) balances magnitude of current processed among the plurality of power stages.Type: GrantFiled: June 5, 2018Date of Patent: August 27, 2019Assignee: Maxim Integrated Products, Inc.Inventors: Armando Presti, Antonio Magazzu, Sean Philip Gold, Filippo Guagliardo, Issac Siavashani, Henry Dinh
-
Patent number: 9577525Abstract: A dead time detector detects when a dead time occurs in a switching regulator comprising a high-side switch and a low-side switch and generates an output signal based on a duration of the dead time. A first circuit generates a first turn-on signal to turn on the high-side switch and a first turn-off signal to turn off the low-side switch based on the output signal in response to a first edge of a pulse width modulated pulse. A second circuit generates a second turn-on signal to turn on the low-side switch and a second turn-off signal to turn off the high-side switch based on the output signal in response to a second edge of the pulse width modulated pulse. A controller generates drive signals to drive the high-side and low-side switches based on the first and second turn-on and turn-off signals.Type: GrantFiled: September 2, 2014Date of Patent: February 21, 2017Assignee: Maxim Integrated Products, Inc.Inventors: Tonio Biondi, Antonio Magazzu
-
Patent number: 9541974Abstract: The present invention relates to a voltage converter based on a switching regulator, and more particularly, to systems, devices and methods of dynamically controlling an output of the voltage converter to rapidly transition between different power supply voltages as required in many electronic devices. The switching regulator generates an output supply voltage that tracks a voltage originally provided by an internal DAC. During the supply voltage variation, a step control signal is provided to introduce a supplemental voltage step into the reference voltage before the reference voltage is used to generate the output supply voltage. The switching regulator is thereby overdriven under this supplemental voltage step, enhancing the slew rate and the settling time of the output supply voltage to meet stringent requirements imposed by many electronic devices.Type: GrantFiled: June 24, 2013Date of Patent: January 10, 2017Assignee: Maxim Integrated Products, Inc.Inventors: Armando Presti, Vincent Trimeloni, Antonio Magazzu
-
Patent number: 9444338Abstract: Various embodiments of the invention provide for a double measurement technique to enable auto-calibration of a switching regulator. In certain embodiments, calibration is performed using a digital conversion circuit that adjusts an internal slope of an on-time generator by adjusting the peak value of a ramp to a desired peak voltage value. Auto-calibration allows for an optimal dynamic response across the entire switching frequency range of the switching regulator even in noisy environments.Type: GrantFiled: April 16, 2013Date of Patent: September 13, 2016Assignee: Maxim Integrated Products, Inc.Inventors: Salvatore Giovanni Pastorina, Antonio Magazzu′, Antonio Panebianco, Gaetano Maria Walter Petrina
-
Patent number: 9154036Abstract: Various embodiments of the invention provide extend the switching frequency range of DC/DC multiphase switching regulators in order to overcome prior art frequency limitations in the number of available phases, for example, in low input to output ratio applications. In certain embodiments, this is accomplished by enabling partial overlap between multiple phases using asynchronous logic. The invention is easily scalable without introducing significant silicon area penalties.Type: GrantFiled: April 8, 2013Date of Patent: October 6, 2015Assignee: Maxim Integrated Products, Inc.Inventors: Vincent Trimeloni, Ivo Pannizzo, Antonio Magazzu, Armando Presti
-
Publication number: 20150256074Abstract: A dead time detector detects when a dead time occurs in a switching regulator comprising a high-side switch and a low-side switch and generates an output signal based on a duration of the dead time. A first circuit generates a first turn-on signal to turn on the high-side switch and a first turn-off signal to turn off the low-side switch based on the output signal in response to a first edge of a pulse width modulated pulse. A second circuit generates a second turn-on signal to turn on the low-side switch and a second turn-off signal to turn off the high-side switch based on the output signal in response to a second edge of the pulse width modulated pulse. A controller generates drive signals to drive the high-side and low-side switches based on the first and second turn-on and turn-off signals.Type: ApplicationFiled: September 2, 2014Publication date: September 10, 2015Inventors: Tonio Biondi, Antonio Magazzu
-
Publication number: 20140300331Abstract: Various embodiments of the invention provide extend the switching frequency range of DC/DC multiphase switching regulators in order to overcome prior art frequency limitations in the number of available phases, for example, in low input to output ratio applications. In certain embodiments, this is accomplished by enabling partial overlap between multiple phases using asynchronous logic. The invention is easily scalable without introducing significant silicon area penalties.Type: ApplicationFiled: April 8, 2013Publication date: October 9, 2014Applicant: Maxim Integrated Products, Inc.Inventors: Vincent Trimeloni, Ivo Pannizzo, Antonio Magazzu, Armando Presti
-
Patent number: 6774731Abstract: A method and a circuit for minimizing glitches in phase-locked loops is presented. The circuit includes an input terminal connected to an input of a phase detector; a series of a charge pump generator, a filter and a voltage controlled oscillator connected downstream of the phase detector; and a frequency divider feedback connected between an output of the voltage controlled oscillator and a second input of the phase detector. The circuit provides for the inclusion of a compensation circuit connected between the charge pump generator and the filter to absorb an amount of the charge passed therethrough. This compensation circuit includes a storage element connected in series to two switches. The first switch is coupled to and controlled by an output of the charge pump and the second switch is coupled to and controlled by an output of a phase detector.Type: GrantFiled: September 13, 2002Date of Patent: August 10, 2004Assignee: STMicroelectronics S.r.l.Inventors: Antonio Magazzu, Benedetto Marco Marletta, Giuseppe Gramegna, Alessandro D'Aquila
-
Publication number: 20030071689Abstract: A method and a circuit for minimizing glitches in phase-locked loops is presented. The circuit includes an input terminal connected to an input of a phase detector; a series of a charge pump generator, a filter and a voltage controlled oscillator connected downstream of the phase detector; and a frequency divider feedback connected between an output of the voltage controlled oscillator and a second input of the phase detector. The circuit provides for the inclusion of a compensation circuit connected between the charge pump generator and the filter to absorb an amount of the charge passed therethrough. This compensation circuit includes a storage element connected in series to two switches. The first switch is coupled to and controlled by an output of the charge pump and the second switch is coupled to and controlled by an output of a phase detector.Type: ApplicationFiled: September 13, 2002Publication date: April 17, 2003Applicant: STMicroelectronics S.r.I.Inventors: Antonio Magazzu, Benedetto Marco Marletta, Giuseppe Gramegna, Alessandro D'Aquila
-
Patent number: 6271695Abstract: A low noise adaptive bias circuit is provided for a low noise bipolar junction input transistor having an emitter degeneration inductance, of an integrated high frequency functional circuit driven by the collector current of the input transistor. The bias circuit includes a shunt line connecting the base node of the input transistor to a first supply node of opposite sign of that of a second supply node to which is coupled, through the degeneration inductance, to the emitter of the input transistor. The shunt line includes a bias current generator dependent, in an inversely proportional manner, on the current gain of the input transistor, and a resistance dependent, in a directly proportional manner, on the current gain of the input transistor.Type: GrantFiled: April 28, 2000Date of Patent: August 7, 2001Assignee: STMicroelectronics S.r.l.Inventors: Giuseppe Gramegna, Antonio Magazzu'
-
Patent number: 6060875Abstract: An electronic device smoothes a charge current peak in RLC output stages of switching step-up regulators, which stages include an input terminal and an output terminal with an inductance and a parasitic resistance in series therebetween, the latter corresponding to the series parasitic resistance of the inductance, and a capacitor connected between the output terminal and a ground. The device comprises a parallel of a resistor and a controlled switch connected between the inductance and the output terminal of the stage upstream of the capacitor. Advantageously, the switch would only be open during the charge transient of the capacitor.Type: GrantFiled: February 11, 1999Date of Patent: May 9, 2000Assignee: STMicroelectronics S.r.l.Inventors: Salvatore Capici, Angelo D'Arrigo, Filippo Marino, Francesco Pulvirenti, Antonio Magazzu
-
Patent number: 6037760Abstract: A method of controlling the charging of a bootstrap capacitance incorporated into a switching regulator of a power transistor includes the steps of comparing, at each switching cycle, the voltage value at the bootstrap capacitance and a predetermined threshold voltage, to change the mode of operation of the regulator following said comparison. More particularly, the control on the transistor is taken off the regulator when the voltage at the bootstrap capacitance is lower than the threshold voltage, while the transistor is forced into the "on" state through a full cycle. In this way, the minimum current to operate the regulator can be minimised.Type: GrantFiled: July 17, 1997Date of Patent: March 14, 2000Inventors: Maria Rosa Borghi, Antonio Magazzu'
-
Patent number: 5982209Abstract: A synchronization circuit for electronic devices and components, being of the type which includes an internal synchronization signal generator and an input/output terminal whereat an external synchronization signal can be received. The synchronization circuit further includes a comparator for receiving both synchronization signals and having a control output for supplying a terminal with the signal corresponding to the master/slave mode of operation of the synchronization circuit. A method of generating and supplying a synchronization signal to a plurality of electronic devices being operated as slave devices to a synchronization circuit acting as the master device is also provided.Type: GrantFiled: July 23, 1997Date of Patent: November 9, 1999Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Antonio Magazzu', Bruno Ferrario
-
Patent number: 5977811Abstract: A translator circuit for a drive circuit of a power transistor connected to an electric load. The translator circuit includes a first current generator placed between a supply voltage reference and an input terminal of the drive circuit, a controlled switch placed between the input terminal and a ground reference, and a second current generator interposed between the controlled switch and the ground reference. The translator circuit further includes a circuit leg in the form of a current mirror connected in parallel with the second current generator. The translator circuit avoids phenomena of false switching.Type: GrantFiled: July 15, 1997Date of Patent: November 2, 1999Assignee: STMicroelectronics S.r.l.Inventor: Antonio Magazzu
-
Patent number: 5883505Abstract: A driver circuit is for turning on at least one power MOS transistor having a diode connected thereto. The driver circuit preferably includes a smart driver circuit portion for increasing a drive current to the power MOS transistor responsive to turning on of the diode. The smart driver circuit may include a comparator having one input connected to the diode and a second input connected to a threshold signal indicative of the turning on of the diode. The smart driver circuit may also comprise: a first current source for supplying a first drive current; a second current source for supplying a second drive current; and a switch for connecting the second current source to the power MOS transistor responsive to the comparator. The smart driver circuit may further include a turn off circuit for turning off the increased drive current a predetermined time after turning on same, such as before turning off the first current.Type: GrantFiled: December 29, 1997Date of Patent: March 16, 1999Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Antonio Magazzu', Carmelo Settepani, Alessandra Toscano
-
Patent number: 5852632Abstract: Switching and propagation delays in generating a PWM control signal by a circuit that generally includes an error amplifier, a sawtooth oscillator and a comparator for comparing the error signal with the sawtooth signal, is compensated by generating a second sawtooth signal synchronous with the master sawtooth signal but having a reduced discharge time and by applying the second synchronous sawtooth signal to the respective input of the PWM comparator.Type: GrantFiled: October 29, 1996Date of Patent: December 22, 1998Assignee: Consorzio Per La Ricerca Sulla Microelectronica Nel MezzorgiornoInventors: Salvatore V. Capici, Antonio Magazzu'