Patents by Inventor Arni Ingimundarson
Arni Ingimundarson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240071611Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: ApplicationFiled: August 2, 2023Publication date: February 29, 2024Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Patent number: 11763941Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: GrantFiled: January 5, 2022Date of Patent: September 19, 2023Assignee: ABBOTT DIABETES CARE INC.Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Publication number: 20220301704Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: ApplicationFiled: January 5, 2022Publication date: September 22, 2022Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Patent number: 11281474Abstract: Aspects of the disclosure relate to a processor core including an execution unit and a usage ratio controller. The execution unit is operable for executing a command forwarded to the execution unit. The usage ratio controller is operatively coupled with the execution unit. The usage ratio controller is operable for controlling a usage ratio of the execution unit. The usage ratio corresponds to the fraction of an observation time during which the execution unit is executing commands of an application. Other aspects of the disclosure relate to a method for detecting or analyzing a bottleneck in a processor core for a given application. The method includes controlling a usage ratio of at least one execution unit of the processor core and measuring the resulting application performance.Type: GrantFiled: March 31, 2020Date of Patent: March 22, 2022Assignee: International Business Machines CorporationInventors: Thilo Maurer, Markus Buehler, Arni Ingimundarson, Burkhard Steinmacher-Burow
-
Patent number: 11250949Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: GrantFiled: October 24, 2019Date of Patent: February 15, 2022Assignee: ABBOTT DIABETES CARE INC.Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Patent number: 11182167Abstract: A method to determine an oldest instruction in an instruction queue of a processor with multiple instruction threads, wherein each of the multiple instruction threads have a unique thread identifier. The method includes tagging each instruction thread, of the multiple instruction threads, in the instruction queue with a unique tag number according to a round-robin scheme, wherein the unique tag number includes the unique thread identifier for each instruction thread and a round number in the round-robin scheme. The method further includes selecting, for each instruction thread, of the multiple instruction threads, the instruction thread with a lowest tag number from the multiple instruction threads in the instruction queue that are tagged with an oldest round number from the round-robin scheme.Type: GrantFiled: March 15, 2019Date of Patent: November 23, 2021Assignee: International Business Machines CorporationInventors: Arni Ingimundarson, Maarten J. Boersma, Niels Fricke
-
Publication number: 20210303313Abstract: Aspects of the disclosure relate to a processor core including an execution unit and a usage ratio controller. The execution unit is operable for executing a command forwarded to the execution unit. The usage ratio controller is operatively coupled with the execution unit. The usage ratio controller is operable for controlling a usage ratio of the execution unit. The usage ratio corresponds to the fraction of an observation time during which the execution unit is executing commands of an application. Other aspects of the disclosure relate to a method for detecting or analyzing a bottleneck in a processor core for a given application. The method includes controlling a usage ratio of at least one execution unit of the processor core and measuring the resulting application performance.Type: ApplicationFiled: March 31, 2020Publication date: September 30, 2021Inventors: Thilo Maurer, Markus Buehler, Arni Ingimundarson, Burkhard Steinmacher-Burow
-
Patent number: 10831493Abstract: A buffer is configured to store a plurality of last addresses accessed by a processor core from a memory. A minimum distance extraction circuit determines distances of a current memory address accessed by the processor core from each of the plurality of last addresses in the buffer and determines a minimum distance from the distances. A limit determination circuit compares the minimum distance to each of a plurality of ranges of distances and selects a range of the plurality of ranges within which the minimum distance falls. Each of a plurality of counters of a counter circuit is associated with a corresponding one of the plurality of ranges. A counter of the plurality of counters is to be incremented corresponding to the selected range.Type: GrantFiled: December 14, 2018Date of Patent: November 10, 2020Assignee: International Business Machines CorporationInventors: Markus Buehler, Burkhard Steinmacher-Burow, Arni Ingimundarson, Thilo Maurer, Benedikt Rombach
-
Publication number: 20200293328Abstract: A method to determine an oldest instruction in an instruction queue of a processor with multiple instruction threads, wherein each of the multiple instruction threads have a unique thread identifier. The method includes tagging each instruction thread, of the multiple instruction threads, in the instruction queue with a unique tag number according to a round-robin scheme, wherein the unique tag number includes the unique thread identifier for each instruction thread and a round number in the round-robin scheme. The method further includes selecting, for each instruction thread, of the multiple instruction threads, the instruction thread with a lowest tag number from the multiple instruction threads in the instruction queue that are tagged with an oldest round number from the round-robin scheme.Type: ApplicationFiled: March 15, 2019Publication date: September 17, 2020Inventors: Arni Ingimundarson, Maarten J. Boersma, Niels Fricke
-
Publication number: 20200192669Abstract: A buffer is configured to store a plurality of last addresses accessed by a processor core from a memory. A minimum distance extraction circuit determines distances of a current memory address accessed by the processor core from each of the plurality of last addresses in the buffer and determines a minimum distance from the distances. A limit determination circuit compares the minimum distance to each of a plurality of ranges of distances and selects a range of the plurality of ranges within which the minimum distance falls. Each of a plurality of counters of a counter circuit is associated with a corresponding one of the plurality of ranges. A counter of the plurality of counters is to be incremented corresponding to the selected range.Type: ApplicationFiled: December 14, 2018Publication date: June 18, 2020Inventors: Markus BUEHLER, Burkhard STEINMACHER-BUROW, Arni INGIMUNDARSON, Thilo MAURER, Benedikt ROMBACH
-
Publication number: 20200058395Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: ApplicationFiled: October 24, 2019Publication date: February 20, 2020Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Patent number: 10497473Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: GrantFiled: November 18, 2015Date of Patent: December 3, 2019Assignee: ABBOTT DIABETES CARE INC.Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Patent number: 9397667Abstract: A method of providing multiple clock frequencies for an integrated circuit having a plurality of modules. A reference clock signal (fin) is frequency division processed to generate sub-divider outputs of fin divided by a plurality of different (i) prime numbers and (ii) prime numbers raised to an integer power to collectively provide a plurality of prime number-based clock signals that each have a frequency divider factor (divider factor) in a predetermined divider range. For at least a portion of other divider factors, two or more of the sub-divider outputs are combined to generate additional clock signals that each provide an additional divider factor. A first module frequency selects at least a first selected clock signal from the prime number-based clock signals and additional clock signals, and a second module frequency selects at least a second selected clock signal from the prime number-based clock signals and additional clock signals.Type: GrantFiled: September 4, 2014Date of Patent: July 19, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventor: Árni Ingimundarson
-
Publication number: 20160140306Abstract: Systems, devices, and methods are provided that enable the revision of RF command handling software stored in ROM, and that enable to supplementation of RF command handling software stored in ROM. Examples of the systems, devices, and methods make use of a lookup data structure stored within writable non-volatile memory.Type: ApplicationFiled: November 18, 2015Publication date: May 19, 2016Inventors: Xuandong Hua, Jean-Pierre Cole, Martin Fennell, Theodore J. Kunich, Lane Westlund, Arni Ingimundarson
-
Publication number: 20160072508Abstract: A method of providing multiple clock frequencies for an integrated circuit having a plurality of modules. A reference clock signal (fin) is frequency division processed to generate sub-divider outputs of fin divided by a plurality of different (i) prime numbers and (ii) prime numbers raised to an integer power to collectively provide a plurality of prime number-based clock signals that each have a frequency divider factor (divider factor) in a predetermined divider range. For at least a portion of other divider factors, two or more of the sub-divider outputs are combined to generate additional clock signals that each provide an additional divider factor. A first module frequency selects at least a first selected clock signal from the prime number-based clock signals and additional clock signals, and a second module frequency selects at least a second selected clock signal from the prime number-based clock signals and additional clock signals.Type: ApplicationFiled: September 4, 2014Publication date: March 10, 2016Inventor: ÁRNI INGIMUNDARSON
-
Patent number: 8892943Abstract: An electronic device is provided which comprises a microprocessor for executing a program code and a first hardware code path verifying (CPV) stage coupled to the microprocessor. The hardware CPV stage comprises a first error detection code (EDC) generator configured to continuously determine an error detection code on a continuous sequence of code relating to an actually executed portion of the program code and to compare the actual error detection code with a predetermined error code so as to verify correct execution of the program code and to indicate an error.Type: GrantFiled: August 6, 2010Date of Patent: November 18, 2014Assignee: Texas Instruments Deutschland GmbHInventor: Arni Ingimundarson
-
Publication number: 20140189367Abstract: An electronic device for encrypting and decrypting data blocks of a message having n data blocks in accordance with the data encryption standard (DES) has a first data processing channel having a first processing stage for performing encryption and decryption of data blocks of a predefined length, and a second data processing channel having a second processing stage for performing encryption and decryption of data blocks. The electronic device also has a control stage (FSM) for controlling the first processing stage and the second processing stage, so as to perform an encryption or decryption step with the second processing stage on an encrypted/decrypted data block output from the first processing stage, and to control the second processing stage to compute a message authentication code over the encrypted or decrypted message received from the first processing stage block-by-block.Type: ApplicationFiled: January 24, 2014Publication date: July 3, 2014Applicant: Texas Instruments Deutschland GmbHInventors: Arni Ingimundarson, Adolf Baumann
-
Publication number: 20110041013Abstract: An electronic device is provided which comprises a microprocessor for executing a program code and a first hardware code path verifying (CPV) stage coupled to the microprocessor. The hardware CPV stage comprises a first error detection code (EDC) generator configured to continuously determine an error detection code on a continuous sequence of code relating to an actually executed portion of the program code and to compare the actual error detection code with a predetermined error code so as to verify correct execution of the program code and to indicate an error.Type: ApplicationFiled: August 6, 2010Publication date: February 17, 2011Applicant: Texas Instruments Deutschland GmbHInventor: Arni Ingimundarson
-
Publication number: 20090147947Abstract: An electronic device for encrypting and decrypting data blocks of a message having n data blocks in accordance with the data encryption standard (DES) is provided. The electronic device has a first data processing channel having a first processing stage for performing encryption and decryption of data blocks of a predefined length, and a first input data buffer coupled to a data input and to the first processing stage, and a second data processing channel having a second processing stage for performing encryption and decryption of data blocks, a second data input buffer coupled to an output of the first processing stage and to the second processing stage. The electronic device also has a control stage (FSM) for controlling the first processing stage and the second processing stage, so as to perform an encryption or decryption step with the second processing stage on an encrypted/decrypted data block output from the first processing stage.Type: ApplicationFiled: November 4, 2008Publication date: June 11, 2009Applicant: Texas Instruments Deutschland GmbHInventors: Arni Ingimundarson, Adolf Baumann
-
Publication number: 20070197948Abstract: An ankle-foot orthosis including a footplate having a line of progression that extends from a heel portion to a middle portion to a toe portion of the footplate, and a leg support connected to the footplate. The footplate has at least two superimposed and discrete structural layers each having a different length and extending along at least a segment of a length of the footplate. The footplate defines regions with different thicknesses and stiffness. The leg support has a first end portion connected to the heel portion of the footplate.Type: ApplicationFiled: January 10, 2007Publication date: August 23, 2007Inventors: Arni Ingimundarson, Kim De Roy