Patents by Inventor Artur P. Balasinski
Artur P. Balasinski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7231374Abstract: An embodiment of a method of evaluating costs and/or benefits of possible configurations of a manufactured product (e.g., an integrated circuit, an electronic system, etc.) includes establishing an upgrade cost and a redesign cost for each characteristic within a set of characteristics associated with the product configuration. The upgrade cost is the cost to upgrade the characteristic in a manner commensurate with other upgraded characteristics, while the redesign cost is the cost to redesign the product to accommodate the characteristic if it is not upgraded commensurately. A predicted total cost and a predicted benefit for a configuration may also be computed. In addition, the total cost for the corresponding configuration may be subtracted from such a benefit to determine a net benefit for the configuration. The method may be implemented using a computer-based system including upgrade cost data and redesign cost data.Type: GrantFiled: May 16, 2000Date of Patent: June 12, 2007Assignee: Cypress Semiconductor Corp.Inventor: Artur P. Balasinski
-
Patent number: 6093963Abstract: A dual landing pad structure is formed with a dielectric pocket. A first opening is formed through a first dielectric layer to expose a portion of a diffused region. A first polysilicon landing pad is formed over the first dielectric layer and in the opening. This landing pad will provide for smaller geometries and meet stringent design rules such as that for contact space to gate. A dielectric pocket is formed over the polysilicon landing pad over the active region. A second conductive landing pad is formed over the polysilicon landing pad and the dielectric pocket. A second dielectric layer is formed over the landing pad having a second opening therethrough exposing a portion of the landing pad. A conductive contact, such as aluminum, is formed in the second contact opening. The conductive contact will electrically connect with the diffused region through the landing pad. Misalignment of the conductive contact opening over the landing pad may be tolerated without invading design rules.Type: GrantFiled: October 2, 1997Date of Patent: July 25, 2000Assignee: STMicroelectronics, Inc.Inventors: Tsiu C. Chan, Frank R. Bryant, Loi N. Nguyen, Artur P. Balasinski
-
Patent number: 5960311Abstract: A method of forming a thick interlevel dielectric layer containing sealed voids, formed in a controlled manner, over a substantially planar surface in semiconductor device structure, and the semiconductor structure formed according to such a method. The sealed voids are used to reduce interlevel capacitance. A plurality of metal signal lines are formed over a globally planarized insulator. A thick layer of first conformal interlevel dielectric is deposited over the metal signal lines and over the intermetal spacings formed between the metal signal lines. Because of the thickness, flow properties, and manner of deposition of the interlevel dielectric and the aspect ratio the intermetal spacings, voids are formed in the first conformal interlevel dielectric, in the intermetal spacings. This interlevel dielectric is then etched or polished back to the desired thickness, which exposes the voids in the wider intermetal spacings, but does not expose voids in the narrower intermetal spacings.Type: GrantFiled: August 14, 1997Date of Patent: September 28, 1999Assignee: STMicroelectronics, Inc.Inventors: Abha R. Singh, Artur P. Balasinski, Ming M. Li
-
Patent number: 5945738Abstract: A method is provided for forming an improved landing pad of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A first opening is formed through a first dielectric layer to expose a portion of a diffused region. A dual polysilicon landing pad is formed in the first opening and on a portion of the first dielectric layer adjacent the first opening. The dual landing pad is preferably formed from two polysilicon landing pads with an oxide formed in between a portion of the two polysilicon layers and over the first polysilicon layer. This landing pad will enhance the planarization of the wafer at this stage of the manufacturing and tolerate misalignment of subsequently formed metal contacts without invading design rules.Type: GrantFiled: December 3, 1996Date of Patent: August 31, 1999Assignee: STMicroelectronics, Inc.Inventors: Loi N. Nguyen, Frank R. Bryant, Artur P. Balasinski
-
Patent number: 5909636Abstract: A method is provided for forming an improved landing pad of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A first opening is formed through a first dielectric layer to expose a portion of a diffused region. A dual polysilicon landing pad is formed in the first opening and on a portion of the first dielectric layer adjacent the first opening. The dual landing pad is preferably formed from two polysilicon landing pads with an oxide formed in between a portion of the two polysilicon layers and over the first polysilicon layer. This landing pad will enhance the planarization of the wafer at this stage of the manufacturing and tolerate misalignment of subsequently formed metal contacts without invading design rules.Type: GrantFiled: February 18, 1997Date of Patent: June 1, 1999Assignee: STMicroelectronics, Inc.Inventors: Loi N. Nguyen, Frank R. Bryant, Artur P. Balasinski
-
Patent number: 5847464Abstract: A method of forming a thick interlevel dielectric layer containing sealed voids formed in a controlled manner, over a substantially planar surface in semiconductor device structure, and the semiconductor structure formed according to such a method. The sealed voids are used to reduce interlevel capacitance. A plurality of metal signal lines are formed over a globally planarized insulator. A thick layer of first conformal interlevel dielectric is deposited over the metal signal lines and over the intermetal spacings formed between the metal signal lines. Because of the thickness, flow properties, and manner of deposition of the interlevel dielectric and the aspect ratio the intermetal spacings, voids are formed in the first conformal interlevel dielectric, in the intermetal spacings. This interlevel dielectric is then etched or polished back to the desired thickness, which exposes the voids in the wider intermetal spacings, but does not expose voids in the narrower intermetal spacings.Type: GrantFiled: September 27, 1995Date of Patent: December 8, 1998Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Abha R. Singh, Artur P. Balasinski, Ming M. Li
-
Patent number: 5804472Abstract: The cross-sectional area of a thin-film transistor (TFT) is decreased in order to minimize bitline to supply leakage of the TFT. This is accomplished by utilizing a spacer etch process to manufacture a TFT having a very narrow and thin channel in a controllable manner. The spacer dimensions of the TFT may be adjusted by simply modifying the thicknesses of the poly gate and the channel poly. The channel thickness is limited by the thickness of the deposited channel polysilicon which may be as thin as approximately 300 .ANG. to 500 .ANG., and the channel width of the TFT corresponds to the height of the spacer etched along the polysilicon gate of the device which may be as small as approximately 0.15 to 0.25 .mu.m.Type: GrantFiled: May 9, 1996Date of Patent: September 8, 1998Assignee: STMicroelectronics, Inc.Inventors: Artur P. Balasinski, Kuei-Wu Huang
-
Patent number: 5795800Abstract: A CMOS SRAM cell in which a patterned SIMOX layer forms a buried oxide beneath the PMOS devices, but not beneath the NMOS devices. Latchup is impossible, and well diffusions are not needed.Type: GrantFiled: July 25, 1996Date of Patent: August 18, 1998Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu Chiu Chan, Artur P. Balasinski
-
Patent number: 5705427Abstract: A method is provided for forming an improved landing pad of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A first opening is formed through a first dielectric layer to expose a portion of a diffused region. A first polysilicon landing pad is formed over the first dielectric layer and in the opening. This landing pad will provide for smaller geometries and meet stringent design rules such as that for contact space to gate. A dielectric pocket is formed over the polysilicon landing pad over the active region. A second conductive landing pad is formed over the polysilicon landing pad and the dielectric pocket. A second dielectric layer is formed over the landing pad having a second opening therethrough exposing a portion of the landing pad. A conductive contact, such as aluminum, is formed in the second contact opening. The conductive contact will electrically connect with the diffused region through the landing pad.Type: GrantFiled: April 11, 1995Date of Patent: January 6, 1998Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Frank R. Bryant, Loi N. Nguyen, Artur P. Balasinski
-
Patent number: 5640023Abstract: The cross-sectional area of a thin-film transistor (TFT) is decreased in order to minimize bitline to supply leakage of the TFT. This is accomplished by utilizing a spacer etch process to manufacture a TFT having a very narrow and thin channel in a controllable manner. The spacer dimensions of the TFT may be adjusted by simply modifying the thicknesses of the poly gate and the channel poly. The channel thickness is limited by the thickness of the deposited channel polysilicon which may be as thin as approximately 300 .ANG. to 500 .ANG., and the channel width of the TFT corresponds to the height of the spacer etched along the polysilicon gate of the device which may be as small as approximately 0.15 to 0.25 .mu.m.Type: GrantFiled: August 31, 1995Date of Patent: June 17, 1997Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Artur P. Balasinski, Kuei-Wu Huang
-
Patent number: RE41068Abstract: The cross-sectional area of a thin-film transistor (TFT) is decreased in order to minimize bitline to supply leakage of the TFT. This is accomplished by utilizing a spacer etch process to manufacture a TFT having a very narrow and thin channel in a controllable manner. The spacer dimensions of the TFT may be adjusted by simply modifying the thicknesses of the poly gate and the channel poly. The channel thickness is limited by the thickness of the deposited channel polysilicon which may be as thin as approximately 300 ? to 500 ?, and the channel width of the TFT corresponds to the height of the spacer etched along the polysilicon gate of the device which may be as small as approximately 0.15 to 0.25 ?m.Type: GrantFiled: October 29, 1999Date of Patent: January 5, 2010Assignee: STMicroelectronics, Inc.Inventors: Artur P. Balasinski, Kuei-Wu Huang