Patents by Inventor Ashok Kumar Kapoor
Ashok Kumar Kapoor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9147459Abstract: In deep submicron memory arrays there is noted a relatively steady on current value and, therefore, threshold values of the transistors comprising the memory cell are reduced. This, in turn, results in an increase in the leakage current of the memory cell. With the use of an ever increasing number of memory cells leakage current must be controlled. Random access memories with a dynamic threshold voltage control scheme implemented with no more than minor changes to the existing MOS process technology is disclosed. The disclosed invention controls the threshold voltage of MOS transistors. Methods for enhancing the impact of the dynamic threshold control technology using this apparatus are also included. The invention is particularly useful for DRAM and NVM devices.Type: GrantFiled: November 2, 2009Date of Patent: September 29, 2015Assignee: SemiSolutions, LLCInventor: Ashok Kumar Kapoor
-
Patent number: 9135977Abstract: In deep submicron memory arrays there is noted a relatively steady on current value and, therefore, threshold values of the transistors comprising the memory cell are reduced. This, in turn, results in an increase in the leakage current of the memory cell. With the use of an ever increasing number of memory cells leakage current must be controlled. Random access memories with a dynamic threshold voltage control scheme implemented with no more than minor changes to the existing MOS process technology is disclosed. The disclosed invention controls the threshold voltage of MOS transistors. Methods for enhancing the impact of the dynamic threshold control technology using this apparatus are also included. The invention is particularly useful for SRAM, DRAM and NVM devices.Type: GrantFiled: April 24, 2008Date of Patent: September 15, 2015Assignee: SemiSolutions, LLCInventor: Ashok Kumar Kapoor
-
Publication number: 20140270621Abstract: The subject matter disclosed herein relates to a photonic module comprising: a plurality of metal pads to receive CMOS integrated circuit (IC) chips to be mounted on a silicon-on-insulator (SOI) wafer; electrical interface circuits to receive electrical signals from the CMOS IC chips and to modify the electrical signals; optical drivers to receive the modified electrical signals and to convert the modified electrical signals to optical signals; and a photonic layer on the SOI wafer comprising silicon optical waveguides and silica optical waveguides to transmit or receive the optical signals for communication among the CMOS IC chips.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: APIC CORPORATIONInventors: Birendra Dutt, Ashok Kumar Kapoor
-
Publication number: 20140270629Abstract: The subject matter disclosed herein relates to a photonic module comprising: a silicon-on-insulator (SOI) wafer; one or more photonic components on the SOI wafer; a plurality of metal pads to receive integrated circuit (IC) chips to be mounted on the SOI wafer; silicon optical waveguides to transfer optical signals among terminals of individual the IC chips, wherein the silicon optical waveguides comprise portions of the SOI wafer; and silica optical waveguides to transfer optical signals among terminals of different the IC chips.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: APIC CorporationInventors: Birendra Dutt, Ashok Kumar Kapoor
-
Patent number: 8247840Abstract: Use of a forward biased diode to reduce leakage current of transistors implemented on silicon on insulator (SOI) is a particular challenge due to the difficulty of achieving effective contact with the region beneath the gate of the transistor. An improved implementation in SOI gate fingers that reach under the source through tunnels that are contacted with a region outside the transistor. A further embodiment uses drain extension implants to provide good channel connection.Type: GrantFiled: January 5, 2009Date of Patent: August 21, 2012Assignee: Semi Solutions, LLCInventors: Ashok Kumar Kapoor, Robert Strain
-
Patent number: 8048732Abstract: An apparatus and method of manufacture for metal-oxide semiconductor (MOS) transistors is disclosed. Devices in accordance with the invention are operable at voltages below 2V. The devices are area efficient, have improved drive strength, and have reduced leakage current. A dynamic threshold voltage control scheme comprised of a forward biased diode in parallel with a capacitor is used, implemented without changing the existing MOS technology process. This scheme controls the threshold voltage of each transistor. In the OFF state, the magnitude of the threshold voltage of the transistor increases, keeping the transistor leakage to a minimum. In the ON state, the magnitude of the threshold voltage decreases, resulting in increased drive strength. The invention is particularly useful in MOS technology for both bulk and silicon on insulator (SOI) CMOS. The use of reverse biasing of the well, in conjunction with the above construct to further decrease leakage in a MOS transistor, is also shown.Type: GrantFiled: February 8, 2010Date of Patent: November 1, 2011Assignee: Semi Solutions, LLCInventors: Ashok Kumar Kapoor, Robert Strain, Reuven Marko
-
Patent number: 7986167Abstract: Circuits using four terminal transistors are disclosed. Such circuits can include various static and dynamic logic circuits, flip-flops, multiplexer, tri-state driver, phase detector, logic having variable speeds of operation, and/or analog circuit with such four terminal transistors operating in a linear or nonlinear mode.Type: GrantFiled: August 23, 2010Date of Patent: July 26, 2011Assignee: SuVolta, Inc.Inventor: Ashok Kumar Kapoor
-
Patent number: 7941098Abstract: A semiconductor device that includes transmitter circuits and receiver circuits that share a common data line and method is disclosed. Each transmitter circuit may include a frequency modulator that receives a stream of data and provides a frequency modulated data output at a predetermined carrier frequency. Each receiver may include a band pass filter that allows a corresponding frequency modulated data output from a corresponding transmitter circuit to pass through to a demodulator while essentially excluding the other frequency modulated data. In this way, a plurality of transmitter circuits can simultaneously transmit data with each one of the plurality of transmitter circuits transmitting data to a predetermined receiver circuit.Type: GrantFiled: July 2, 2007Date of Patent: May 10, 2011Assignee: SuVolta, Inc.Inventor: Ashok Kumar Kapoor
-
Patent number: 7898297Abstract: Metal-oxide semiconductor (MOS) transistors that are operable at voltages below 1.5V, that are area efficient, and that exhibit improved drive strength and leakage current that are disclosed. A dynamic threshold voltage control scheme is used that does not require a change to existing MOS technology processes. Threshold voltage of the transistor is controlled, such that in the Off state, the threshold voltage of the transistor is set high, keeping the transistor leakage to a small value. The advantages provided by apply to dynamic logic, as well as in the specific well separation imposed by design rules because well potential difference are lower than the supply voltage swing.Type: GrantFiled: March 9, 2007Date of Patent: March 1, 2011Assignee: Semi Solution, LLCInventors: Ashok Kumar Kapoor, Robert Strain, Reuven Marko
-
Publication number: 20100315128Abstract: Circuits using four terminal transistors are disclosed. Such circuits can include various static and dynamic logic circuits, flip-flops, multiplexer, tri-state driver, phase detector, logic having variable speeds of operation, and/or analog circuit with such four terminal transistors operating in a linear or nonlinear mode.Type: ApplicationFiled: August 23, 2010Publication date: December 16, 2010Applicant: SUVOLTA, INC.Inventor: Ashok Kumar Kapoor
-
Patent number: 7804332Abstract: Circuits using four terminal junction field effect transistors (JFETs) are disclosed. Such circuits can include various static and dynamic logic circuits, flip-flops, multiplexer, tri-state driver, phase detector, logic having variable speeds of operation, and/or analog circuit with such four terminal JFETs operating in a linear or nonlinear mode.Type: GrantFiled: July 21, 2009Date of Patent: September 28, 2010Assignee: SuVolta, Inc.Inventor: Ashok Kumar Kapoor
-
Publication number: 20100134182Abstract: An apparatus and method of manufacture for metal-oxide semiconductor (MOS) transistors is disclosed. Devices in accordance with the invention are operable at voltages below 2V. The devices are area efficient, have improved drive strength, and have reduced leakage current. A dynamic threshold voltage control scheme comprised of a forward biased diode in parallel with a capacitor is used, implemented without changing the existing MOS technology process. This scheme controls the threshold voltage of each transistor. In the OFF state, the magnitude of the threshold voltage of the transistor increases, keeping the transistor leakage to a minimum. In the ON state, the magnitude of the threshold voltage decreases, resulting in increased drive strength. The invention is particularly useful in MOS technology for both bulk and silicon on insulator (SOI) CMOS. The use of reverse biasing of the well, in conjunction with the above construct to further decrease leakage in a MOS transistor, is also shown.Type: ApplicationFiled: February 8, 2010Publication date: June 3, 2010Inventors: Ashok Kumar KAPOOR, Robert Strain, Reuven Marko
-
Patent number: 7691702Abstract: In deep submicron memory arrays there is noted a relatively steady on current value and, therefore, threshold values of the transistors comprising the memory cell are reduced. This, in turn, results in an increase in the leakage current of the memory cell. With the use of an ever increasing number of memory cells leakage current must be controlled. A method of manufacture of a dynamic threshold voltage control scheme implemented with no more than minor changes to the existing MOS process technology is disclosed. The disclosed invention controls the threshold voltage of MOS transistors. Methods for enhancing the impact of the dynamic threshold control technology using this apparatus are also included. The invention is particularly useful for SRAM, DRAM, and NVM devices.Type: GrantFiled: April 24, 2008Date of Patent: April 6, 2010Assignee: Semi Solutions, LLCInventor: Ashok Kumar Kapoor
-
Patent number: 7687335Abstract: A JFET integrated onto a substrate having a semiconductor layer at least and having source and drain contacts over an active area and made of first polysilicon (or other conductors such as refractive metal or silicide) and a self-aligned gate contact made of second polysilicon which has been polished back to be flush with a top surface of a dielectric layer covering the tops of the source and drain contacts. The dielectric layer preferably has a nitride cap to act as a polish stop. In some embodiments, nitride covers the entire dielectric layer covering the source and drain contacts as well as the field oxide region defining an active area for said JFET. An embodiment with an epitaxially grown channel region formed on the surface of the substrate is also disclosed.Type: GrantFiled: September 22, 2008Date of Patent: March 30, 2010Assignee: SuVolta, Inc.Inventor: Ashok Kumar Kapoor
-
Patent number: 7683433Abstract: An apparatus and method of manufacture for metal-oxide semiconductor (MOS) transistors is disclosed. Devices in accordance with the invention are operable at voltages below 2V. The devices are area efficient, have improved drive strength, and have reduced leakage current. A dynamic threshold voltage control scheme comprised of a forward biased diode in parallel with a capacitor is used, implemented without changing the existing MOS technology process. This scheme controls the threshold voltage of each transistor. In the OFF state, the magnitude of the threshold voltage of the transistor increases, keeping the transistor leakage to a minimum. In the ON state, the magnitude of the threshold voltage decreases, resulting in increased drive strength. The invention is particularly useful in MOS technology for both bulk and silicon on insulator (SOI) CMOS. The use of reverse biasing of the well, in conjunction with the above construct to further decrease leakage in a MOS transistor, is also shown.Type: GrantFiled: September 19, 2006Date of Patent: March 23, 2010Assignee: Semi Solution, LLCInventors: Ashok Kumar Kapoor, Robert Strain, Reuven Marko
-
Publication number: 20100046312Abstract: In deep submicron memory arrays there is noted a relatively steady on current value and, therefore, threshold values of the transistors comprising the memory cell are reduced. This, in turn, results in an increase in the leakage current of the memory cell. With the use of an ever increasing number of memory cells leakage current must be controlled. Random access memories with a dynamic threshold voltage control scheme implemented with no more than minor changes to the existing MOS process technology is disclosed. The disclosed invention controls the threshold voltage of MOS transistors. Methods for enhancing the impact of the dynamic threshold control technology using this apparatus are also included. The invention is particularly useful for DRAM and NVM devices.Type: ApplicationFiled: November 2, 2009Publication date: February 25, 2010Inventor: Ashok Kumar KAPOOR
-
Patent number: 7651905Abstract: An apparatus and method for the reduction of gate leakage in deep sub-micron metal oxide semiconductor (MOS) transistors, especially useful for those used in a cross coupled static random access memory (SRAM) cell, is disclosed. In accordance with the invention, the active element of the SRAM cell is used to reduce the voltage on the gate of its transistor without impacting the switching speed of the circuit. Because the load on the output of the inverter is fixed, a reduction in the gate current is optimized to minimize the impact on the switching waveform of the memory cell. An active element formed by two materials with different Fermi potentials is used as a rectifying junction or diode. The rectifying junction also has a large parallel leakage path, which allows a finite current flow when a signal of opposite polarity is applied across this device.Type: GrantFiled: April 19, 2005Date of Patent: January 26, 2010Assignee: Semi Solutions, LLCInventor: Ashok Kumar Kapoor
-
Patent number: 7642566Abstract: A scalable device structure and process for forming a normally off JFET with 45 NM linewidths or less. The contacts to the source, drain and gate areas are formed by forming a layer of oxide of a thickness of less than 1000 angstroms, and, preferably 500 angstroms or less on top of the substrate. A nitride layer is formed on top of the oxide layer and holes are etched for the source, drain and gate contacts. A layer of polysilicon is then deposited so as to fill the holes and the polysilicon is polished back to planarize it flush with the nitride layer. The polysilicon contacts are then implanted with the types of impurities necessary for the channel type of the desired transistor and the impurities are driven into the semiconductor substrate below to form source, drain and gate regions.Type: GrantFiled: June 12, 2006Date of Patent: January 5, 2010Assignee: DSM Solutions, Inc.Inventors: Madhukar B. Vora, Ashok Kumar Kapoor
-
Patent number: 7633101Abstract: A JFET structure with self-aligned metal source, drain and gate contacts with very low resistivity and very small feature sizes. Small source, drain and gate openings are etched in a thin dielectric layer which has a thickness set according to the desired source, gate and drain opening sizes, said dielectric layer having a nitride top layer. Metal is deposited on top of said dielectric layer to fill said openings and the metal is polished back to the top of the dielectric layer to achieve thin source, drain and gate contacts. Some embodiments include an anti-leakage poly-silicon layer lining the contact holes and all embodiments where spiking may occur include a barrier metal layer.Type: GrantFiled: July 11, 2006Date of Patent: December 15, 2009Assignee: DSM Solutions, Inc.Inventors: Madhukar B. Vora, Ashok Kumar Kapoor
-
Publication number: 20090278570Abstract: Circuits using four terminal junction field effect transistors (JFETs) are disclosed. Such circuits can include various static and dynamic logic circuits, flip-flops, multiplexer, tri-state driver, phase detector, logic having variable speeds of operation, and/or analog circuit with such four terminal JFETs operating in a linear or nonlinear mode.Type: ApplicationFiled: July 21, 2009Publication date: November 12, 2009Applicant: DSM SOLUTIONS, INC.Inventor: Ashok Kumar Kapoor