Patents by Inventor Athar Ali Khan. P
Athar Ali Khan. P has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11886368Abstract: A repeater circuit includes at least a first input, and output, and a repeater. The first input for receiving a single-ended data signal from an embedded universal serial bus (eUSB) host. The output provides a differential data signal in a differential universal serial bus (USB) format. The repeater is coupled between the first input and output for converting the single-ended data signal to a differential data signal, the repeater includes an adaptive delay element operable for both sides of the differential data signal to delay one, but not both, of a rising edge and a falling edge of the differential data signal in order to meet a crossover specification for the USB format.Type: GrantFiled: April 1, 2022Date of Patent: January 30, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali Khan P, Saravanan Ganesh
-
Publication number: 20230315663Abstract: A repeater circuit includes at least a first input, and output, and a repeater. The first input for receiving a single-ended data signal from an embedded universal serial bus (eUSB) host. The output provides a differential data signal in a differential universal serial bus (USB) format. The repeater is coupled between the first input and output for converting the single-ended data signal to a differential data signal, the repeater includes an adaptive delay element operable for both sides of the differential data signal to delay one, but not both, of a rising edge and a falling edge of the differential data signal in order to meet a crossover specification for the USB format.Type: ApplicationFiled: April 1, 2022Publication date: October 5, 2023Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN P, Saravanan GANESH
-
Patent number: 11764783Abstract: A driver circuit includes an output terminal adapted for driving a data signal through a coupling capacitor to an external device. A first transistor is employed to drive the signal, and an N-type metal-oxide semiconductor (NMOS) transistor couples power to the first transistor. The NMOS transistor includes a first terminal connected to a positive terminal of a voltage supply, a second terminal coupled to an output terminal through a termination resistor, a gate terminal, and a bulk terminal connected to the negative terminal of the voltage supply. A charge pump circuit supplies a voltage to a gate terminal of the NMOS transistor, and is operable to provide a first voltage higher than that of the voltage supply to activate the NMOS device, and, responsive to detecting a ramp-down of the supply voltage, transition to providing the supply voltage to the NMOS device gate terminal.Type: GrantFiled: May 20, 2022Date of Patent: September 19, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Athar Ali Khan P
-
Publication number: 20220278685Abstract: Implementations of a pre-emphasis signal processing system may include an output driver which may include a pre-emphasis transistor coupled with a steady state transistor, where gates of the pre-emphasis transistor and steady state transistor may be coupled together. The system may include a regulator voltage input coupled to a source of the pre-emphasis transistor; a first resistor coupled between a drain of the pre-emphasis transistor and an output of the output driver; and a second resistor coupled between the drain of the steady state transistor and the output of the output driver; and a pre-emphasis source including a current source coupled to a delay transistor, the delay transistor coupled with the output of the output driver.Type: ApplicationFiled: March 1, 2021Publication date: September 1, 2022Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN P, Manish Kumar VISHWAKARMA
-
Publication number: 20220171452Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface having a first bi-directional channel and a second bi-directional channel. The interface operates in one of a first operational state and a second operational state, and performs an exemplary power-saving scheme if it is operating in the second operational state. The interface may detect a plurality of power states and initiate the power-saving scheme based on the detected power state. The plurality of power states may comprise a first power state (low current mode), a second power state (high current mode), and a third power state (mid-current mode).Type: ApplicationFiled: November 30, 2020Publication date: June 2, 2022Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Manish Kumar VISHWAKARMA, Athar Ali KHAN P, Rajiv PANDEY
-
Publication number: 20220158674Abstract: Interface circuit. Example interface circuits may be used for data transfer in accordance with the USB protocol version 3.2 or higher. Example interface circuits are configured to enable cooperation with a sink device and/or a host device having a lower supply voltage than the interface circuit, and reducing or preventing voltage spikes herein after power-on reset (POR) events. Thereto, the detection circuit for detection of a sink device downstream of the interface circuit is provided with a signal path for use during a first period after the POR event and having a resistance larger than a resistance used during detection of the said sink device.Type: ApplicationFiled: September 24, 2021Publication date: May 19, 2022Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN P, Manish Kumar VISHWAKARMA
-
Patent number: 11334139Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface having a first bi-directional channel and a second bi-directional channel. The interface operates in one of a first operational state and a second operational state, and performs an exemplary power-saving scheme if it is operating in the second operational state. The interface may detect a plurality of power states and initiate the power-saving scheme based on the detected power state. The plurality of power states may comprise a first power state (low current mode), a second power state (high current mode), and a third power state (mid-current mode).Type: GrantFiled: November 30, 2020Date of Patent: May 17, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Manish Kumar Vishwakarma, Athar Ali Khan P, Rajiv Pandey
-
Patent number: 11019392Abstract: Various embodiments of the present technology may provide methods and apparatus for an output buffer. The output buffer is configured to perform in both a DP mode and an HDMI mode, as well as meet certain compliance conditions in an HDMI compliance testing mode. The output buffer includes a plurality of transistors and resistors arranged to operate in DP mode and HDMI mode. The plurality of transistors and resistors are arranged to reduce leakage current during the HDMI compliance testing mode.Type: GrantFiled: November 12, 2019Date of Patent: May 25, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali Khan. P, Rajiv Pandey
-
Patent number: 10949375Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured to detect a hot unplug condition based on a first output voltage at an output terminal of a first buffer circuit and a second output voltage at an output terminal of a second buffer circuit, wherein the first and second buffer circuits receive a common input. The interface may further detect the hot unplug condition based on a difference of a peak magnitude of the first output voltage and a peak magnitude of the second output voltage.Type: GrantFiled: October 23, 2019Date of Patent: March 16, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali Khan. P, Namrata Maniram Pandey
-
Publication number: 20210034563Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured to detect a hot unplug condition based on a first output voltage at an output terminal of a first buffer circuit and a second output voltage at an output terminal of a second buffer circuit, wherein the first and second buffer circuits receive a common input. The interface may further detect the hot unplug condition based on a difference of a peak magnitude of the first output voltage and a peak magnitude of the second output voltage.Type: ApplicationFiled: October 23, 2019Publication date: February 4, 2021Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN. P, Namrata Maniram PANDEY
-
Publication number: 20210021894Abstract: Various embodiments of the present technology may provide methods and apparatus for an output buffer. The output buffer is configured to perform in both a DP mode and an HDMI mode, as well as meet certain compliance conditions in an HDMI compliance testing mode. The output buffer includes a plurality of transistors and resistors arranged to operate in DP mode and HDMI mode. The plurality of transistors and resistors are arranged to reduce leakage current during the HDMI compliance testing mode.Type: ApplicationFiled: November 12, 2019Publication date: January 21, 2021Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN. P, Rajiv PANDEY
-
Patent number: 10897252Abstract: Various embodiments of the present technology may provide methods and apparatus for an auxiliary channel. The auxiliary channel may include a first PMOS transistor connected between two terminals of the auxiliary channel and a second PMOS transistor connected to one of the two terminals, via a resistor, at a first end and to a gate terminal of the first PMOS. The auxiliary channel may further include a support circuit connected to the gate terminals of both the first and second PMOS transistors.Type: GrantFiled: November 6, 2019Date of Patent: January 19, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali Khan. P, Rajiv Pandey, Yogendri Ramsingh
-
Patent number: 10805124Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured as a low-voltage, bi-directional channel redriver having a transmitter and a receiver that share input pads and output pads. The interface may provide for selective biasing of the transmitter and receiver using a switching circuit and a resistance circuit connected to the channel's input and output pads.Type: GrantFiled: December 2, 2019Date of Patent: October 13, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali Khan. P, Manish Kumar Viswkarma
-
Patent number: 10790794Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured as a low-voltage interface and provide a redriver connected between a pair of input pads and a pair of output pads. The interface may further provide a signal detection circuit connected to the pair of input pads and configured to bias a pair of input termination resistors connected to the input pads with one of a supply voltage and a regulator voltage. The signal detection circuit may be further configured to enable/disable the redriver for a period of time.Type: GrantFiled: July 2, 2019Date of Patent: September 29, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Athar Ali Khan. P
-
Publication number: 20200304088Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured as a low-voltage interface and provide a redriver connected between a pair of input pads and a pair of output pads. The interface may further provide a signal detection circuit connected to the pair of input pads and configured to bias a pair of input termination resistors connected to the input pads with one of a supply voltage and a regulator voltage. The signal detection circuit may be further configured to enable/disable the redriver for a period of time.Type: ApplicationFiled: July 2, 2019Publication date: September 24, 2020Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Athar Ali KHAN. P
-
Publication number: 20200106644Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured as a low-voltage, bi-directional channel redriver having a transmitter and a receiver that share input pads and output pads. The interface may provide for selective biasing of the transmitter and receiver using a switching circuit and a resistance circuit connected to the channel's input and output pads.Type: ApplicationFiled: December 2, 2019Publication date: April 2, 2020Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN. P, Manish Kumar VISWKARMA
-
Patent number: 10536301Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured as a low-voltage, bi-directional channel redriver having a transmitter and a receiver that share input pads and output pads. The interface may provide for selective biasing of the transmitter and receiver using a switching circuit and a resistance circuit connected to the channel's input and output pads.Type: GrantFiled: February 25, 2019Date of Patent: January 14, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali Khan. P, Manish Kumar Viswkarma
-
Publication number: 20190386853Abstract: Various embodiments of the present technology may provide methods and apparatus for an interface. The interface may be configured as a low-voltage, bi-directional channel redriver having a transmitter and a receiver that share input pads and output pads. The interface may provide for selective biasing of the transmitter and receiver using a switching circuit and a resistance circuit connected to the channel's input and output pads.Type: ApplicationFiled: February 25, 2019Publication date: December 19, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Athar Ali KHAN. P, Manish Kumar VISWKARMA
-
Patent number: 7298181Abstract: A power supply monitoring circuit that monitors and delivers the highest voltage power supply to an IC system includes a voltage comparator that receives two different power supply voltages, and outputs a first signal to the gate of a first switching transistor connected between a first power supply and an system power supply output node. The comparator output is also input to an inverter, the output of which comprises a second signal connected to the gate of a second switching transistor connected between a second power supply and the system power supply output node. When the first supply voltage exceeds the second supply voltage, the first transistor is switched on to connect the first supply to the system output node, and the second transistor is switched off; and vice versa. The comparator includes designed-in hysteresis to prevent simultaneous switching of the two transistors.Type: GrantFiled: December 6, 2005Date of Patent: November 20, 2007Assignee: Pulsecore Semiconductor Corp.Inventors: Athar Ali Khan. P, Rajiv Pandey, Pradip Mandal