Patents by Inventor Atsunobu Isobayashi
Atsunobu Isobayashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9030012Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate provided with a lower interconnect layer formed thereon, and having a device region and a mark formation region, a CNT via structure formed in the device region such that it contacts the lower interconnect layer, a first mark formed in the mark formation region, formed by embedding carbon nanotubes, and formed in the same layer as the CNT via structure, a second mark formed in the mark formation region of the semiconductor substrate, formed with no carbon nanotubes, and formed in the same layer as the CNT via structure and the first mark, and an interconnect layer formed on the CNT via structure and the first and second marks, and electrically connected to the CNT via structure.Type: GrantFiled: January 14, 2014Date of Patent: May 12, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Wada, Akihiro Kajita, Atsunobu Isobayashi, Tatsuro Saito, Tadashi Sakai, Taishi Ishikura
-
Publication number: 20150111393Abstract: In the manufacturing method of a semiconductor device according to the present embodiment, a resist is supplied on a base material. A template including a first template region having a device pattern and a second template region being adjacent to the device pattern and having supporting column patterns is pressed against the resist on the base material. The resist is cured, thereby transferring the device pattern to the resist on a first material region of the base material corresponding to the first template region and at the same time transferring the supporting column patterns to the resist on a second material region of the base material corresponding to the second template region to form supporting columns. The supporting columns are contacted with the first template region when the device pattern is transferred to a resist supplied to the second material region.Type: ApplicationFiled: February 4, 2014Publication date: April 23, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Taishi ISHIKURA, Atsunobu ISOBAYASHI, Akihiro KAJITA
-
Patent number: 8981569Abstract: According to one embodiment, a semiconductor device includes an insulating film, a catalytic layer and a wiring layer. The insulating film has a hole. The catalytic layer is formed at the bottom of the hole, at the peripheral wall of the hole, and on the upper surface of the insulating film outside the hole. A contact is formed of a carbon nanotube provided on the portion of the catalytic layer at the bottom of the hole. The wiring layer is formed of graphene and provided on the catalytic layer outside the hole in contact with the carbon nanotube. The catalytic layer at the bottom of the hole is a perforated film, and the catalytic layer outside the hole is a continuous film.Type: GrantFiled: March 15, 2013Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuro Saito, Makoto Wada, Atsunobu Isobayashi, Yuichi Yamazaki, Akihiro Kajita
-
Patent number: 8981561Abstract: According to one embodiment, a semiconductor device in which CNTs are used for a contact via comprise a substrate including a contact via groove, a catalyst layer for CNT growth which is formed at the bottom of the groove, and a CNT via formed by filling the CNTs into the groove in which the catalyst layer is formed. Each of the CNTs is formed by stacking a plurality of graphene layers in a state in which they are inclined depthwise with respect to the groove, and formed such that ends of the graphene layers are exposed on a sidewall of the CNT. Further, the CNT is doped with at least one element from the sidewall of the CNT.Type: GrantFiled: March 10, 2014Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuro Saito, Makoto Wada, Atsunobu Isobayashi, Akihiro Kajita, Hisao Miyazaki, Tadashi Sakai
-
Publication number: 20150061131Abstract: According to one embodiment, a semiconductor device in which CNTs are used for a contact via comprises a substrate includes a contact via groove, a catalyst layer for CNT growth which is formed at the bottom of the groove, and a CNT via formed by filling the CNTs into the groove in which the catalyst layer is formed. Each of the CNTs is formed by stacking a plurality of graphene layers in a state in which they are inclined depthwise with respect to the groove, and formed such that ends of the graphene layers are exposed on a sidewall of the CNT. Further, the CNT is doped with at least one element from the sidewall of the CNT.Type: ApplicationFiled: March 10, 2014Publication date: March 5, 2015Inventors: Tatsuro SAITO, Makoto WADA, Atsunobu ISOBAYASHI, Akihiro KAJITA, Hisao MIYAZAKI, Tadashi SAKAI
-
Publication number: 20150061133Abstract: According to one embodiment, a semiconductor device using a graphene film comprises a catalytic metal layer formed on a groundwork substrate includes a contact via, and a multilayered graphene layer formed in a direction parallel with a surface of the substrate. The catalytic metal layer is formed to be connected to the contact via and covered with an insulation film except one side surface. The multilayered graphene layer is grown from the side surface of the catalytic metal layer which is not covered with the insulation film.Type: ApplicationFiled: February 10, 2014Publication date: March 5, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Atsunobu ISOBAYASHI, Akihiro KAJITA, Tadashi SAKAI
-
Publication number: 20150056807Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate including semiconductor elements formed thereon, a graphene wiring structure stuck on the substrate with a connection insulating film disposed therebetween and including graphene wires, and through vias each formed through the graphene wiring structure and connection insulating film to connect part of the semiconductor elements to the graphene wires.Type: ApplicationFiled: November 3, 2014Publication date: February 26, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Makoto Wada, Akihiro Kajita, Atsunobu Isobayashi, Tatsuro Saito
-
Publication number: 20150035149Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate provided with a lower interconnect layer formed thereon, and having a device region and a mark formation region, a CNT via structure formed in the device region such that it contacts the lower interconnect layer, a first mark formed in the mark formation region, formed by embedding carbon nanotubes, and formed in the same layer as the CNT via structure, a second mark formed in the mark formation region of the semiconductor substrate, formed with no carbon nanotubes, and formed in the same layer as the CNT via structure and the first mark, and an interconnect layer formed on the CNT via structure and the first and second marks, and electrically connected to the CNT via structure.Type: ApplicationFiled: January 14, 2014Publication date: February 5, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Makoto WADA, Akihiro KAJITA, Atsunobu ISOBAYASHI, Tatsuro SAITO, Tadashi SAKAI, Taishi ISHIKURA
-
Patent number: 8907495Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate including semiconductor elements formed thereon, a graphene wiring structure stuck on the substrate with a connection insulating film disposed therebetween and including graphene wires, and through vias each formed through the graphene wiring structure and connection insulating film to connect part of the semiconductor elements to the graphene wires.Type: GrantFiled: March 18, 2013Date of Patent: December 9, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Wada, Akihiro Kajita, Atsunobu Isobayashi, Tatsuro Saito
-
Publication number: 20140284814Abstract: According to one embodiment, a semiconductor device includes a first wiring, a second wiring disposed in the same layer as the first wiring, a first via connected to a bottom surface of the first wiring and formed of a carbon nanotube, and a second via connected to a bottom surface of the second wiring and formed of a metal.Type: ApplicationFiled: August 2, 2013Publication date: September 25, 2014Inventors: Tatsuro SAITO, Makoto WADA, Atsunobu ISOBAYASHI, Akihiro KAJITA
-
Publication number: 20140252615Abstract: According to one embodiment, a semiconductor device includes a wiring, a first insulation film, an underlayer deactivation layer, an underlayer, a catalyst layer and a carbon nanotube. The first insulation film is formed on the wiring and includes a hole which exposes the wiring. The underlayer deactivation layer is formed on the first insulation film at a side surface of the hole, and exposes the wiring at a bottom surface of the hole. The underlayer is formed on an exposed surface of the wiring at the bottom surface of the hole and on the underlayer deactivation layer at the side surface of the hole. The catalyst layer is formed on the underlayer at the bottom surface and the side surface of the hole. The carbon nanotube extends from the catalyst layer at the bottom surface of the hole, and fills the hole.Type: ApplicationFiled: August 2, 2013Publication date: September 11, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tatsuro SAITO, Makoto WADA, Atsunobu ISOBAYASHI
-
Patent number: 8816472Abstract: According to one embodiment, a semiconductor device includes a first insulating film formed above a substrate, wires formed on the first insulating film, an air gap formed between the adjacent wires, and a second insulating film formed on the wires and the air gap. Each of the wires has a metal film formed on the first insulating film and a hard mask formed on the metal film, the hard mask has a first layer and a second layer, a second internal angle formed by the under surface and the side surface of the second layer on a cross section of the second layer is smaller than a first internal angle formed by the under surface and the side surface of the first layer on a cross section of the first layer, and the top surface of the air gap is higher than the top surface of the metal film.Type: GrantFiled: June 4, 2013Date of Patent: August 26, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Atsunobu Isobayashi
-
Publication number: 20140231751Abstract: According to one embodiment, a semiconductor device using multi-layered graphene wires includes a substrate having semiconductor elements formed therein, a first graphene wire formed above the substrate and including a multi-layered graphene layer having a preset impurity doped therein, a second graphene wire formed on the same layer as the first multi-layered graphene wire above the substrate and including a multi-layered graphene layer into which the preset impurity is not doped, a lower-layer contact connected to the undersurface side of the first multi-layered graphene wire, and an upper-layer contact connected to the upper surface side of the second multi-layered graphene wire.Type: ApplicationFiled: August 13, 2013Publication date: August 21, 2014Inventors: Makoto WADA, Hisao MIYAZAKI, Akihiro KAJITA, Atsunobu ISOBAYASHI, Tatsuro SAITO, Tadashi SAKAI
-
Patent number: 8779590Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate, wiring lines formed above the semiconductor substrate, and an air gap formed between the adjacent wiring lines. In the semiconductor device, top surfaces and side walls of the wiring lines are covered with the diffusion prevention film, and the air gap is in contact with the interconnects via a diffusion prevention film.Type: GrantFiled: January 31, 2012Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Atsunobu Isobayashi
-
Publication number: 20140110850Abstract: According to one embodiment, a semiconductor device includes a first insulating film formed above a substrate, wires formed on the first insulating film, an air gap formed between the adjacent wires, and a second insulating film formed on the wires and the air gap. Each of the wires has a metal film formed on the first insulating film and a hard mask formed on the metal film, the hard mask has a first layer and a second layer, a second internal angle formed by the under surface and the side surface of the second layer on a cross section of the second layer is smaller than a first internal angle formed by the under surface and the side surface of the first layer on a cross section of the first layer, and the top surface of the air gap is higher than the top surface of the metal film.Type: ApplicationFiled: June 4, 2013Publication date: April 24, 2014Inventor: Atsunobu ISOBAYASHI
-
Publication number: 20140084250Abstract: According to one embodiment, a semiconductor device includes a catalyst underlying layer formed on a substrate including semiconductor elements formed thereon and processed in a wiring pattern, a catalyst metal layer that is formed on the catalyst underlying layer and whose width is narrower than that of the catalyst underlying layer, and a graphene layer growing with a sidewall of the catalyst metal layer set as a growth origin and formed to surround the catalyst metal layer.Type: ApplicationFiled: March 18, 2013Publication date: March 27, 2014Inventors: Makoto WADA, Yuichi YAMAZAKI, Akihiro KAJITA, Atsunobu ISOBAYASHI, Tatsuro SAITO
-
Publication number: 20140070425Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate including semiconductor elements formed thereon, a graphene wiring structure stuck on the substrate with a connection insulating film disposed therebetween and including graphene wires, and through vias each formed through the graphene wiring structure and connection insulating film to connect part of the semiconductor elements to the graphene wires.Type: ApplicationFiled: March 18, 2013Publication date: March 13, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Makoto WADA, Akihiro KAJITA, Atsunobu ISOBAYASHI, Tatsuro SAITO
-
Publication number: 20140061916Abstract: According to one embodiment, a semiconductor device includes an insulating film, a catalytic layer and a wiring layer. The insulating film has a hole. The catalytic layer is formed at the bottom of the hole, at the peripheral wall of the hole, and on the upper surface of the insulating film outside the hole. A contact is formed of a carbon nanotube provided on the portion of the catalytic layer at the bottom of the hole. The wiring layer is formed of graphene and provided on the catalytic layer outside the hole in contact with the carbon nanotube. The catalytic layer at the bottom of the hole is a perforated film, and the catalytic layer outside the hole is a continuous film.Type: ApplicationFiled: March 15, 2013Publication date: March 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tatsuro Saito, Makoto Wada, Atsunobu Isobayashi, Yuichi Yamazaki, Akihiro Kajita
-
Publication number: 20120319279Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate, wiring lines formed above the semiconductor substrate, and an air gap formed between the adjacent wiring lines. In the semiconductor device, top surfaces and side walls of the wiring lines are covered with the diffusion prevention film, and the air gap is in contact with the interconnects via a diffusion prevention film.Type: ApplicationFiled: January 31, 2012Publication date: December 20, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Atsunobu ISOBAYASHI
-
Patent number: 8168528Abstract: Methods of making interconnect structures are provided. In one aspect of the innovation, when forming a trench or via in a dielectric layer, the sidewall surface of another via and/or trench is covered with a metal oxide layer. The metal oxide layer can prevent and/or mitigate surface erosion of the sidewall surface. As a result, the methods can improve the controllability of critical dimensions of the via and trench.Type: GrantFiled: June 18, 2009Date of Patent: May 1, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Atsunobu Isobayashi, Yoshihiro Uozumi