Patents by Inventor Atsushi Sakuragi
Atsushi Sakuragi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10700546Abstract: A circuit design apparatus includes a storage that stores a first capacitance of a capacitor associated with one or more usage conditions, and a controller that controls an amount of energy of the capacitor under a specified usage condition of the one or more usage conditions. The controller calculates a second capacitance under the specified usage condition based on a first relationship between the specified usage condition and the first capacitance, and calculates the amount of energy of the capacitor based on the calculated second capacitance.Type: GrantFiled: December 21, 2016Date of Patent: June 30, 2020Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Atsushi Sakuragi, Takanori Hibino
-
Patent number: 10650180Abstract: A capacitor simulation method and nonlinear equivalent circuit model enabling dynamic simulation of nonlinear characteristics when direct-current voltage is applied with high precesion are easily provided using a simple configuration. An equivalent circuit of a capacitor is represented using a series circuit of passive circuit elements. Characteristic change ratios of the passive circuit elements when a direct-current voltage is applied are expressed as an approximate function on the basis of an actually measured value. A reference voltage is referred to by control current sources connected in parallel to the passive circuit elements. The characteristic change ratios are calculated in accordance with the reference voltage Vref.Type: GrantFiled: November 6, 2015Date of Patent: May 12, 2020Assignee: Murata Manufacturing Co., Ltd.Inventors: Seiji Hidaka, Atsushi Sakuragi
-
Patent number: 10395844Abstract: A capacitor component includes multilayer ceramic capacitors and an interposer board on which the multilayer ceramic capacitors are mounted. The interposer board is provided with four or more lands that are electrically connected to the corresponding external electrodes of the multilayer ceramic capacitors, an input terminal, and an output terminal, and each of the four or more lands is electrically connected to one of the input terminal and the output terminal.Type: GrantFiled: October 4, 2017Date of Patent: August 27, 2019Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yoshitsugu Morita, Nagato Omori, Atsushi Sakuragi
-
Publication number: 20180096794Abstract: A capacitor component includes multilayer ceramic capacitors and an interposer board on which the multilayer ceramic capacitors are mounted. The interposer board is provided with four or more lands that are electrically connected to the corresponding external electrodes of the multilayer ceramic capacitors, an input terminal, and an output terminal, and each of the four or more lands is electrically connected to one of the input terminal and the output terminal.Type: ApplicationFiled: October 4, 2017Publication date: April 5, 2018Inventors: Yoshitsugu MORITA, Nagato OMORI, Atsushi SAKURAGI
-
Publication number: 20170179761Abstract: A circuit design apparatus includes a storage that stores a first capacitance of a capacitor associated with one or more usage conditions, and a controller that controls an amount of energy of the capacitor under a specified usage condition of the one or more usage conditions. The controller calculates a second capacitance under the specified usage condition based on a first relationship between the specified usage condition and the first capacitance, and calculates the amount of energy of the capacitor based on the calculated second capacitance.Type: ApplicationFiled: December 21, 2016Publication date: June 22, 2017Inventors: Atsushi SAKURAGI, Takanori HIBINO
-
Patent number: 9355210Abstract: A method for deriving an equivalent circuit model of a capacitor which makes it possible to derive, with high accuracy and with ease, an equivalent circuit model having characteristics in accordance with a direct current voltage applied to a capacitor. Characteristic values of predetermined resistive elements and capacitive elements forming an equivalent circuit model of a capacitor change in response to a DC bias voltage being applied to the capacitor, and the change is attributable to the material of a dielectric forming the capacitor. However, by multiplying the characteristic values of the resistive elements and the capacitive elements held while the DC bias voltage is not applied by a dimensionless coefficient in accordance with an application rule, the characteristic values of the resistive elements and the capacitive elements are corrected to values in accordance with the voltage of the DC bias voltage applied to the capacitor.Type: GrantFiled: September 19, 2014Date of Patent: May 31, 2016Assignee: Murata Manufacturing Co., Ltd.Inventors: Seiji Hidaka, Atsushi Sakuragi
-
Publication number: 20160063159Abstract: A capacitor simulation method and nonlinear equivalent circuit model enabling dynamic simulation of nonlinear characteristics when direct-current voltage is applied with high precesion are easily provided using a simple configuration. An equivalent circuit of a capacitor is represented using a series circuit of passive circuit elements. Characteristic change ratios of the passive circuit elements when a direct-current voltage is applied are expressed as an approximate function on the basis of an actually measured value. A reference voltage is referred to by control current sources connected in parallel to the passive circuit elements. The characteristic change ratios are calculated in accordance with the reference voltage Vref.Type: ApplicationFiled: November 6, 2015Publication date: March 3, 2016Applicant: MURATA MANUFACTURING CO., LTD.Inventors: Seiji HIDAKA, Atsushi SAKURAGI
-
Patent number: 9083384Abstract: It is an object of the present invention to provide a technology that a microcomputer is capable of detecting the states of a large number of switches with a small number of ports. In a microcomputer system according to the present invention, any one of (2N?1) kinds of the combination patterns with respect to the combination of N input ports (IP1 to IP4) of a microcomputer (1) is allocated to each of M push-down switches (SW12, SW13, SW14, SW23, SW24, and SW34) with the different combination from each push-down switch. Each push-down switch inverts the input levels of the input ports in the combination pattern allocated thereto when pushed down. The microcomputer (1) detects the state of each push-down switch on the basis of the input levels of the N input ports.Type: GrantFiled: March 30, 2012Date of Patent: July 14, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Atsushi Sakuragi, Hiroshi Hayaoka, Takayuki Takeuchi
-
Publication number: 20150012899Abstract: A method for deriving an equivalent circuit model of a capacitor which makes it possible to derive, with high accuracy and with ease, an equivalent circuit model having characteristics in accordance with a direct current voltage applied to a capacitor. Characteristic values of predetermined resistive elements and capacitive elements forming an equivalent circuit model of a capacitor change in response to a DC bias voltage being applied to the capacitor, and the change is attributable to the material of a dielectric forming the capacitor. However, by multiplying the characteristic values of the resistive elements and the capacitive elements held while the DC bias voltage is not applied by a dimensionless coefficient in accordance with an application rule, the characteristic values of the resistive elements and the capacitive elements are corrected to values in accordance with the voltage of the DC bias voltage applied to the capacitor.Type: ApplicationFiled: September 19, 2014Publication date: January 8, 2015Applicant: MURATA MANUFACTURING CO., LTD.Inventors: Seiji HIDAKA, Atsushi SAKURAGI
-
Patent number: 8415836Abstract: It is an object of the present invention to provide a technology that a microcomputer is capable of detecting the states of a large number of switches with a small number of ports. In a microcomputer system according to the present invention, any one of (2N?1) kinds of the combination patterns with respect to the combination of N input ports (IP1 to IP4) of a microcomputer (1) is allocated to each of M push-down switches (SW12, SW13, SW14, SW23, SW24, and SW34) with the different combination from each push-down switch. Each push-down switch inverts the input levels of the input ports in the combination pattern allocated thereto when pushed down. The microcomputer (1) detects the state of each push-down switch on the basis of the input levels of the N input ports.Type: GrantFiled: July 1, 2008Date of Patent: April 9, 2013Assignee: Renesas Electronics CorporationInventors: Atsushi Sakuragi, Hiroshi Hayaoka, Takayuki Takeuchi
-
Publication number: 20120248894Abstract: It is an object of the present invention to provide a technology that a microcomputer is capable of detecting the states of a large number of switches with a small number of ports. In a microcomputer system according to the present invention, any one of (2N?1) kinds of the combination patterns with respect to the combination of N input ports (IP1 to IP4) of a microcomputer (1) is allocated to each of M push-down switches (SW12, SW13, SW14, SW23, SW24, and SW34) with the different combination from each push-down switch. Each push-down switch inverts the input levels of the input ports in the combination pattern allocated thereto when pushed down. The microcomputer (1) detects the state of each push-down switch on the basis of the input levels of the N input ports.Type: ApplicationFiled: March 30, 2012Publication date: October 4, 2012Applicant: Renesas Electronics CorporationInventors: Atsushi SAKURAGI, Hiroshi Hayaoka, Takayuki Takeuchi
-
Publication number: 20100327662Abstract: It is an object of the present invention to provide a technology that a microcomputer is capable of detecting the states of a large number of switches with a small number of ports. In a microcomputer system according to the present invention, any one of (2N?1) kinds of the combination patterns with respect to the combination of N input ports (IP1 to IP4) of a microcomputer (1) is allocated to each of M push-down switches (SW12, SW13, SW14, SW23, SW24, and SW34) with the different combination from each push-down switch. Each push-down switch inverts the input levels of the input ports in the combination pattern allocated thereto when pushed down. The microcomputer (1) detects the state of each push-down switch on the basis of the input levels of the N input ports.Type: ApplicationFiled: July 1, 2008Publication date: December 30, 2010Inventors: Atsushi Sakuragi, Hiroshi Hayaoka, Takayuki Takeuchi