Patents by Inventor Augusto Marques
Augusto Marques has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130043958Abstract: A digitally controlled oscillator is provided. The digitally controlled oscillator includes a pair of transistors cross-coupled to each other, a switched capacitor array coupled to the pair of transistors and a plurality of frequency tracking units coupled to the pair of transistors. The pair of transistors provides an output signal. The switched capacitor array tunes a frequency of the output signal. The frequency tracking units tune the frequency of the output signal to a target frequency. At least one of the frequency tracking units is capable of selectively providing a first capacitance and a second capacitance. A tuning resolution of the frequency tracking unit is determined by a difference between the first and second capacitances.Type: ApplicationFiled: August 15, 2011Publication date: February 21, 2013Applicant: MEDIATEK SINGAPORE PTE. LTD.Inventors: Yen-Horng Chen, Wen-Chang Lee, Augusto Marques, Xiaochuan Guo
-
Publication number: 20130009680Abstract: A temperature compensation circuit includes: a sensing circuit arranged to sense a temperature to generate a sensing signal; an operational circuit arranged to sample the sensing signal to generate a sample signal during a first phase, and arranged to generate an output signal according to the sensing signal and the sample signal during a second phase; and a capacitive circuit arranged to provide a capacitance adjusted by the output signal.Type: ApplicationFiled: November 9, 2011Publication date: January 10, 2013Inventors: Lan-Chou Cho, Augusto Marques
-
Publication number: 20120249195Abstract: A clock generating apparatus includes: a time-to-digital converter (TDC) arranged to convert a timing difference between a reference clock and a variable clock to generate a digital value; a calibrating device arranged to generate a control signal according to the digital value and the reference clock; a controllable oscillator arranged to generate an oscillating signal according to the control signal and the digital value; and a feedback device arranged to generate the variable clock to the TDC according to the oscillating signal, and the calibrating device calibrates the controllable oscillator to make the oscillating signal have a target oscillating frequency.Type: ApplicationFiled: November 17, 2011Publication date: October 4, 2012Inventors: Xiaochuan Guo, Wen-Chang Lee, Chii-Horng Chen, Augusto Marques
-
Publication number: 20120154073Abstract: A tunable inductor includes a main wiring and at least one tuning module. The main wiring is arranged to encircle an inductor area of the tunable inductor. In addition, the tuning module is arranged to couple associated nodes of the main wiring. For example, each tuning module of the at least one tuning module includes a first switch positioned within the inductor area, and further includes at least one auxiliary wiring. When the first switch is turned on, the tuning module couples two nodes of the main wiring, where the at least one auxiliary wiring is arranged to couple the two nodes when the first switch is turned on. In particular, a patterned ground plane is arranged to decrease the energy loss of the tunable inductor, and more particularly, to prevent the tunable inductor from suffering energy loss. The patterned ground plane includes some conductive sections forming a W-like shape.Type: ApplicationFiled: July 14, 2011Publication date: June 21, 2012Inventors: Wen-Chang Lee, Yen-Horng Chen, Augusto Marques
-
Patent number: 8196817Abstract: A financial transaction card associated with an account of a cardholder is provided. The financial transaction card includes a front side, a back side, a signature block, and a validation code. The signature block includes a substrate having a bottom face and a top face wherein the bottom face is coupled to at least one of the sides of the card. The top face is substantially planar and includes a first data field and a second data field. The first data field and the second data field are non-overlapping. The validation code is associated with the account and is displayed within the second data field.Type: GrantFiled: November 7, 2008Date of Patent: June 12, 2012Assignee: MasterCard International IncorporatedInventors: Fernando Augusto Marques Lourenco, Jeremy King
-
Publication number: 20120074993Abstract: An integrated circuit device includes at least one controllable oscillator including a first control port and at least one further control port, at least one frequency control module including an output arranged to provide a frequency control signal. The at least one controllable oscillator further includes at least one compensation module including an output arranged to provide at least one compensation signal. The at least one compensation module includes an integrator component arranged to receive at an input thereof a signal that is representative of a difference between the indication of the frequency control signal and a reference signal, and to output an integrated difference signal. The at least one compensation module is arranged to generate the at least one compensation signal based at least partly on the integrated difference signal output by the integrator component.Type: ApplicationFiled: October 14, 2011Publication date: March 29, 2012Inventors: Yen-Horng Chen, Augusto Marques, Caiyi Wang
-
Publication number: 20120074998Abstract: An integrated circuit device for compensating frequency drift of a controllable oscillator is described. The integrated circuit device includes at least one compensation module including: an input for receiving at least an indication of a frequency control signal (vci) from at least one frequency control module; and an output for providing at least one compensation signal (vct) to the controllable oscillator. The at least one compensation module is arranged to compare the at least indication of the frequency control signal (vci) with a reference voltage signal (vref); and generate the at least one compensation signal (vct) based at least partly on the comparison of the indication of the frequency control signal (vci) to the reference voltage signal (vref).Type: ApplicationFiled: May 25, 2011Publication date: March 29, 2012Inventors: Stephen Jonathan Brett, Augusto Marques, Jonathan Richard STRANGE
-
Publication number: 20110133308Abstract: A semiconductor device includes a substrate; an inductor wiring pattern overlying the substrate, wherein the inductor wiring pattern is formed in an inductor-forming region; a plurality of shielding patterns between the inductor wiring pattern and the substrate within the inductor-forming region; and at least one first oxide define (OD) pattern disposed in the substrate or between the inductor wiring pattern and the substrate.Type: ApplicationFiled: February 16, 2011Publication date: June 9, 2011Inventors: Kuei-Ti Chan, Tung-Hsing Lee, Augusto Marques, Wen-Chang Lee
-
Publication number: 20100116879Abstract: A financial transaction card associated with an account of a cardholder is provided. The financial transaction card includes a front side, a back side, a signature block, and a validation code. The signature block includes a substrate having a bottom face and a top face wherein the bottom face is coupled to at least one of the sides of the card. The top face is substantially planar and includes a first data field and a second data field. The first data field and the second data field are non-overlapping. The validation code is associated with the account and is displayed within the second data field.Type: ApplicationFiled: November 7, 2008Publication date: May 13, 2010Inventors: Fernando Augusto Marques Lourenco, Jeremy King
-
Patent number: 7671688Abstract: A programmable reference-less oscillator provides a wide range of programmable output frequencies. The programmable reference-less oscillator is implemented on an integrated circuit that includes a free running controllable oscillator circuit such as a voltage controlled oscillator (VCO), a programmable divider circuit coupled to divide an output of the controllable oscillator circuit according to a programmable divide value. A non-volatile storage stores the programmed divide value and a control word that controls the output of the controllable oscillator circuit. The control word provides a calibration capability to achieve a desired output frequency in conjunction with the programmable divider circuit. Open loop temperature compensation is achieved by adjusting the control word according to a temperature detected by a temperature sensor on the integrated circuit. Additional clock accuracy may be achieved by adjusting the control word for process as well as temperature.Type: GrantFiled: February 15, 2008Date of Patent: March 2, 2010Assignee: Silicon Laboratories Inc.Inventor: Augusto Marques
-
Publication number: 20080136538Abstract: A programmable reference-less oscillator provides a wide range of programmable output frequencies. The programmable reference-less oscillator is implemented on an integrated circuit that includes a free running controllable oscillator circuit such as a voltage controlled oscillator (VCO), a programmable divider circuit coupled to divide an output of the controllable oscillator circuit according to a programmable divide value. A non-volatile storage stores the programmed divide value and a control word that controls the output of the controllable oscillator circuit. The control word provides a calibration capability to achieve a desired output frequency in conjunction with the programmable divider circuit. Open loop temperature compensation is achieved by adjusting the control word according to a temperature detected by a temperature sensor on the integrated circuit. Additional clock accuracy may be achieved by adjusting the control word for process as well as temperature.Type: ApplicationFiled: February 15, 2008Publication date: June 12, 2008Applicant: SILICON LABORATORIES INC.Inventor: Augusto Marques
-
Patent number: 7332975Abstract: A programmable reference-less oscillator provides a wide range of programmable output frequencies. The programmable reference-less oscillator is implemented on an integrated circuit that includes a free running controllable oscillator circuit such as a voltage controlled oscillator (VCO), a programmable divider circuit coupled to divide an output of the controllable oscillator circuit according to a programmable divide value. A non-volatile storage stores the programmed divide value and a control word that controls the output of the controllable oscillator circuit. The control word provides a calibration capability to achieve a desired output frequency in conjunction with the programmable divider circuit. Open loop temperature compensation is achieved by adjusting the control word according to a temperature detected by a temperature sensor on the integrated circuit. Additional clock accuracy may be achieved by adjusting the control word for process as well as temperature.Type: GrantFiled: March 27, 2006Date of Patent: February 19, 2008Assignee: Silicon Laboratories Inc.Inventor: Augusto Marques
-
Publication number: 20070205832Abstract: A programmable reference-less oscillator provides a wide range of programmable output frequencies. The programmable reference-less oscillator is implemented on an integrated circuit that includes a free running controllable oscillator circuit such as a voltage controlled oscillator (VCO), a programmable divider circuit coupled to divide an output of the controllable oscillator circuit according to a programmable divide value. A non-volatile storage stores the programmed divide value and a control word that controls the output of the controllable oscillator circuit. The control word provides a calibration capability to achieve a desired output frequency in conjunction with the programmable divider circuit. Open loop temperature compensation is achieved by adjusting the control word according to a temperature detected by a temperature sensor on the integrated circuit. Additional clock accuracy may be achieved by adjusting the control word for process as well as temperature.Type: ApplicationFiled: March 27, 2006Publication date: September 6, 2007Inventor: Augusto Marques
-
Publication number: 20070200539Abstract: An apparatus comprises a circuit having a power supply node and a linear regulator configured to provide a regulated voltage at the power supply node of the circuit. The apparatus further comprises a switching regulator configured to provide input power to the linear regulator from a power source such as a battery. In some implementations, the circuit is a transceiver circuit.Type: ApplicationFiled: February 27, 2006Publication date: August 30, 2007Inventors: Ramkishore Ganti, Caiyi Wang, Augusto Marques
-
Publication number: 20070099586Abstract: A wireless communication device is disclosed wherein isolation buffers couple to respective active circuits or stages of the device to convey test information regarding such active circuits to a test data line from which status information may be collected. The communication device operates in two modes, namely a normal operational mode wherein the isolation buffers effectively short spurious emissions from the active circuits to a ground, and a test mode wherein the isolation-buffers may convey test information from a selected active circuit to the test data line. The isolation buffers prevent spurious emissions from escaping the active circuits to which they are coupled and prevent spurious emissions from traveling from active circuit to active circuit over the test data line throughout the wireless device.Type: ApplicationFiled: November 1, 2005Publication date: May 3, 2007Applicant: Silicon Laboratories Inc.Inventors: Donald Kerth, James Maligeorgos, Xiaochuan Guo, Augusto Marques
-
Publication number: 20070060093Abstract: Image rejection factors are calibrated for a receiver circuit (106) during an initialization period. The image rejection factors are stored in a quasi non-volatile memory (124) associated with the receiver circuit (106). The quasi non-volatile memory (124) is powered from a first source (VDD A) during a first receiver mode and from a second source (VIO) during a second receiver mode.Type: ApplicationFiled: September 15, 2005Publication date: March 15, 2007Applicant: SILICON LABORATORIES, INC.Inventors: Donald Kerth, Brian Green, Augusto Marques
-
Publication number: 20070057739Abstract: In one embodiment, the present invention includes a capacitor array that may provide a selected capacitance to a digitally controlled crystal oscillator (DCXO). The array may include multiple sections each having at least one array portion, where each section is to receive different significant portions of a digital control value. The different sections may have different coding schemes. Other embodiments are described and claimed.Type: ApplicationFiled: September 14, 2005Publication date: March 15, 2007Inventors: James Maligeorgos, Donald Kerth, Augusto Marques
-
Publication number: 20070057743Abstract: An oscillator includes a plurality of varactor cells to receive a control signal to control a frequency of the oscillator. Each of the varactor cells includes a switch that includes a first terninal to receive the control signal and a second terminal such that the switch operates to control a capacitance of the varactor cell in response to a voltage between the first and second terminals. The oscillator includes a bias circuit to provide a different bias voltage to each second terminal and an amplifier that is coupled to the varactor cells to generate an oscillating signal.Type: ApplicationFiled: September 14, 2005Publication date: March 15, 2007Inventors: Peter Vancorenland, Lysander Lim, Augusto Marques, Scott Willingham
-
Publication number: 20070060069Abstract: A wireless communication device is disclosed wherein isolation buffers couple to respective active circuits or stages of the device to convey test information regarding such active circuits to a test data line from which status information may be collected. The communication device operates in two modes, namely a normal operational mode wherein the isolation buffers effectively short spurious emissions from the active circuits to a ground, and a test mode wherein the isolation buffers may convey test information from a selected active circuit to the test data line. The isolation buffers prevent spurious emissions from escaping the active circuits to which they are coupled and prevent spurious emissions from traveling from active circuit to active circuit over the test data line throughout the wireless device.Type: ApplicationFiled: January 27, 2006Publication date: March 15, 2007Applicant: Silicon Laboratories Inc.Inventors: Donald Kerth, James Maligeorgos, Xiaochuan Guo, Augusto Marques
-
Publication number: 20070052396Abstract: A voltage regulator configured to receive a supply voltage from a voltage supply and provide a regulated voltage to digital circuitry is provided. The voltage regulator comprises first circuitry configured to inhibit high frequency energy generated by the digital circuitry from transmitting into the voltage supply, second circuitry configured to inhibit low frequency energy generated by the digital circuitry from transmitting into the voltage supply, and third circuitry configured to maintain the regulated voltage at a substantially constant value in response to a current drawn by the digital circuitry.Type: ApplicationFiled: September 7, 2005Publication date: March 8, 2007Inventors: Donald Kerth, Russell Croman, Brian Green, Lysander Lim, James Maligeorgos, Xiachuan Guo, Augusto Marques