Patents by Inventor Austin P. Bolen
Austin P. Bolen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240303380Abstract: Embodiments of systems and methods to determine all of the Functions that are associated with a multi-Function Peripheral Component Interconnect/Compute Express Link (PCIe/CXL) Field Replaceable Unit (FRU) for use in SPDM authentication of a PCIe/CXL FRU are disclosed. According to one embodiment, a multi-Function PCIe/CXL FRU includes multiple Functions that each are represented by a unique Device/Function path. A PCIe/CXL FRU includes computer-executable program instructions that cause it to receive a request from a Security Protocol and Data Model (SPDM) requester to obtain information about a plurality of Functions associated with the PCIe/CXL FRU, and respond to the request by sending a list of Device/Function paths to the SPDM requester. Each Device/Function path indicates the Function and the path to the Function associated with the PCIe/CXL FRU.Type: ApplicationFiled: March 6, 2023Publication date: September 12, 2024Applicant: Dell Products, L.P.Inventors: Viswanath Ponnuru, Austin P. Bolen, Chandrashekar Nelogal
-
Publication number: 20230409498Abstract: According to one embodiment, an Information Handling System (IHS) includes at least one storage unit that conforms to an NVMe specification and first and second BMCs. The BMCs are in communication with the storage unit and each configured with computer-executable instructions to negotiate with the second BMC, whether first or second BMC is to be an active BMC such that the other of the first or second BMCs becomes a passive BMC. When the first BMC is the active BMC, allow shared commands to be issued to a storage unit conforming to a Non-Volatile Memory Express (NVMe) specification; otherwise, inhibit the shared commands from being issued to the storage unit.Type: ApplicationFiled: June 16, 2022Publication date: December 21, 2023Applicant: Dell Products, L.P.Inventors: Austin P. Bolen, Komal Dhote, Manjunath AM
-
Patent number: 11836100Abstract: According to one embodiment, an Information Handling System (IHS) includes at least one storage unit that conforms to an NVMe specification and first and second BMCs. The BMCs are in communication with the storage unit and each configured with computer-executable instructions to negotiate with the second BMC, whether first or second BMC is to be an active BMC such that the other of the first or second BMCs becomes a passive BMC. When the first BMC is the active BMC, allow shared commands to be issued to a storage unit conforming to a Non-Volatile Memory Express (NVMe) specification; otherwise, inhibit the shared commands from being issued to the storage unit.Type: GrantFiled: June 16, 2022Date of Patent: December 5, 2023Assignee: Dell Products L.P.Inventors: Austin P. Bolen, Komal Dhote, Manjunath A M
-
Patent number: 11720517Abstract: An information handling system bus port above a subject information handling system bus device may host an information handling system bus out of band message access control list of information handling system bus target device identifiers of other information handling system bus connected devices that the subject device is permitted to communicate with. The port may compare an information handling system bus target device identification field in out of band messages from the subject device to the list and route only out of band messages from the subject device in which the target device identification in the target device identification field is on the access control list through the information handling system bus. The port may discard (and generate error notifications, statuses, etc.) for out of band messages in which the target device identification in the target device identification field is not on the access control list.Type: GrantFiled: October 26, 2021Date of Patent: August 8, 2023Assignee: Dell Products, L.P.Inventors: Austin P. Bolen, Chandrashekar Nelogal, Kevin Thomas Marks
-
Publication number: 20230126468Abstract: An information handling system bus port above a subject information handling system bus device may host an information handling system bus out of band message access control list of information handling system bus target device identifiers of other information handling system bus connected devices that the subject device is permitted to communicate with. The port may compare an information handling system bus target device identification field in out of band messages from the subject device to the list and route only out of band messages from the subject device in which the target device identification in the target device identification field is on the access control list through the information handling system bus. The port may discard (and generate error notifications, statuses, etc.) for out of band messages in which the target device identification in the target device identification field is not on the access control list.Type: ApplicationFiled: October 26, 2021Publication date: April 27, 2023Applicant: Dell Products, L.P.Inventors: Austin P. Bolen, Chandrashekar Nelogal, Kevin Thomas Marks
-
Publication number: 20210157761Abstract: An information handling system may include a processor, a basic input/output system (BIOS) configured to initialize the information handling system, and a management controller coupled to the processor and configured to provide out-of-band management of the information handling system. The BIOS may be configured to: subsequent to initialization of an operating system of the information handling system, receive a notification that an information handling resource has been hot-inserted into the information handling system; and delay processing of the information handling resource by the operating system until the management controller has performed a platform-specific configuration change to the information handling resource.Type: ApplicationFiled: November 22, 2019Publication date: May 27, 2021Applicant: Dell Products L.P.Inventors: Austin P. BOLEN, Syama Sundar POLURI, Chandrashekar NELOGAL
-
Patent number: 11017071Abstract: An information handling system includes a processor, a peripheral component interconnect express (PCIe) endpoint, and a PCIe downstream port. The PCIe downstream port blocks PCIe vendor-defined messages (VDMs) from the PCIe endpoint as a default mode, changes to a second mode in response to the PCIe endpoint being verified, and allows PCIe VDMs from the PCIe endpoint while in the second mode.Type: GrantFiled: August 2, 2018Date of Patent: May 25, 2021Assignee: Dell Products L.P.Inventors: Austin P. Bolen, Mukund Pushottam Khatri, Kevin T. Marks, Manjunath Am
-
Patent number: 11016923Abstract: An information handling system may include a processor, a basic input/output system (BIOS) configured to initialize the information handling system, and a management controller coupled to the processor and configured to provide out-of-band management of the information handling system. The BIOS may be configured to: subsequent to initialization of an operating system of the information handling system, receive a notification that an information handling resource has been hot-inserted into the information handling system; and delay processing of the information handling resource by the operating system until the management controller has performed a platform-specific configuration change to the information handling resource.Type: GrantFiled: November 22, 2019Date of Patent: May 25, 2021Assignee: Dell Products L.P.Inventors: Austin P. Bolen, Syama Sundar Poluri, Chandrashekar Nelogal
-
Patent number: 10769092Abstract: An information handling system reduces latency of input/output transactions. The information handling system includes a system memory and an accelerator. The accelerator intercepts a command response that is issued by the system memory, determines a correct drive from an incorrect drive based on an attribute of the command response, and maps an address of the command response and sends the command response to the correct drive. The no-response command is sent to the incorrect drive. The correct drive completes the command response, and the incorrect drive issues a response that is disregarded by the accelerator.Type: GrantFiled: December 20, 2018Date of Patent: September 8, 2020Assignee: Dell Products, L.P.Inventors: Shyamkumar T. Iyer, Srikrishna Ramaswamy, Austin P. Bolen
-
Publication number: 20200201806Abstract: An information handling system reduces latency of input/output transactions. The information handling system includes a system memory and an accelerator. The accelerator intercepts a command response that is issued by the system memory, determines a correct drive from an incorrect drive based on an attribute of the command response, and maps an address of the command response and sends the command response to the correct drive. The no-response command is sent to the incorrect drive. The correct drive completes the command response, and the incorrect drive issues a response that is disregarded by the accelerator.Type: ApplicationFiled: December 20, 2018Publication date: June 25, 2020Inventors: Shyamkumar T. Iyer, Srikrishna Ramaswamy, Austin P. Bolen
-
Publication number: 20200042692Abstract: An information handling system includes a processor, a peripheral component interconnect express (PCIe) endpoint, and a PCIe downstream port. The PCIe downstream port blocks PCIe vendor-defined messages (VDMs) from the PCIe endpoint as a default mode, changes to a second mode in response to the PCIe endpoint being verified, and allows PCIe VDMs from the PCIe endpoint while in the second mode.Type: ApplicationFiled: August 2, 2018Publication date: February 6, 2020Inventors: Austin P. Bolen, Mukund Pushottam Khatri, Kevin T. Marks, Manjunath AM
-
Patent number: 10430366Abstract: In accordance with embodiments of the present disclosure, an information handling system may include a processor and a port configured to couple a hot-pluggable device received in the information handling system to the processor. The port may comprise a hot-plug controller configured to detect the insertion of the hot-pluggable device into the information handling system and delay communication of a hot-plug interrupt to an operating system executing on the processor in response to the insertion of the hot-pluggable device in order to allow for platform-specific configuration of the hot-pluggable device.Type: GrantFiled: December 20, 2016Date of Patent: October 1, 2019Assignee: Dell Products L.P.Inventors: Manjunath Am, Austin P. Bolen
-
Patent number: 10055160Abstract: In accordance with embodiments of the present disclosure, an information handling system may include a processor and a basic input/output system comprising a program of instructions executable by the processor and configured to cause the processor to initialize one or more information handling resources of the information handling system. The basic input/output system may be further configured to, prior to boot of an operating system of the information handling system, initialize a virtual device controller emulating a hardware controller for controlling peripheral devices communicatively coupled to the processor, and cause the virtual device controller to interact with a driver executing on the operating system to control the peripheral devices.Type: GrantFiled: April 11, 2016Date of Patent: August 21, 2018Assignee: Dell Products L.P.Inventors: Austin P. Bolen, Wei Liu
-
Publication number: 20180173664Abstract: In accordance with embodiments of the present disclosure, an information handling system may include a processor and a port configured to couple a hot-pluggable device received in the information handling system to the processor. The port may comprise a hot-plug controller configured to detect the insertion of the hot-pluggable device into the information handling system and delay communication of a hot-plug interrupt to an operating system executing on the processor in response to the insertion of the hot-pluggable device in order to allow for platform-specific configuration of the hot-pluggable device.Type: ApplicationFiled: December 20, 2016Publication date: June 21, 2018Applicant: Dell Products L.P.Inventors: Manjunath AM, Austin P. BOLEN
-
Publication number: 20170293448Abstract: In accordance with embodiments of the present disclosure, an information handling system may include a processor and a basic input/output system comprising a program of instructions executable by the processor and configured to cause the processor to initialize one or more information handling resources of the information handling system. The basic input/output system may be further configured to, prior to boot of an operating system of the information handling system, initialize a virtual device controller emulating a hardware controller for controlling peripheral devices communicatively coupled to the processor, and cause the virtual device controller to interact with a driver executing on the operating system to control the peripheral devices.Type: ApplicationFiled: April 11, 2016Publication date: October 12, 2017Applicant: Dell Products L.P.Inventors: Austin P. Bolen, Wei Liu
-
Patent number: 9547557Abstract: A peripheral bus error containment and recovery system enables a bus device to experience a fatal bus error and recover without stopping execution of an operating system. When a fatal bus error is detected at the bus device, a bus controller may deactivate a data link layer for a downstream port populated by the bus device, causing an operating system device driver to be uninstalled for the bus device. Then, the operating system device driver may be reinstalled without physically removing the bus device.Type: GrantFiled: November 10, 2014Date of Patent: January 17, 2017Assignee: Dell Products L.P.Inventor: Austin P. Bolen
-
Patent number: 9477295Abstract: Systems and methods for managing power to Non-Volatile Memory Express (NVMe) devices. In some embodiments, an Information Handling System (IHS) may include a Central Processing Unit (CPU); a Non-Volatile Memory Express (NVMe) device operably coupled to the CPU; a service processor operably coupled to the CPU and to the NVMe; and a memory operably coupled to the service processor, the memory including program instructions stored thereon that, upon execution by the service processor, cause the service processor to: receive performance data from the CPU, receive metrics data from a source other than the CPU, and control an amount of power provided to the NVMe device based, at least in part, upon the performance data and the metrics data.Type: GrantFiled: May 15, 2014Date of Patent: October 25, 2016Assignee: DELL PRODUCTS, L.P.Inventors: Elie Antoun Jreji, Austin P. Bolen, Karthik V
-
Publication number: 20160132395Abstract: A peripheral bus error containment and recovery system enables a bus device to experience a fatal bus error and recover without stopping execution of an operating system. When a fatal bus error is detected at the bus device, a bus controller may deactivate a data link layer for a downstream port populated by the bus device, causing an operating system device driver to be uninstalled for the bus device. Then, the operating system device driver may be reinstalled without physically removing the bus device.Type: ApplicationFiled: November 10, 2014Publication date: May 12, 2016Inventor: Austin P. Bolen
-
Publication number: 20150331473Abstract: Systems and methods for managing power to Non-Volatile Memory Express (NVMe) devices. In some embodiments, an Information Handling System (IHS) may include a Central Processing Unit (CPU); a Non-Volatile Memory Express (NVMe) device operably coupled to the CPU; a service processor operably coupled to the CPU and to the NVMe; and a memory operably coupled to the service processor, the memory including program instructions stored thereon that, upon execution by the service processor, cause the service processor to: receive performance data from the CPU, receive metrics data from a source other than the CPU, and control an amount of power provided to the NVMe device based, at least in part, upon the performance data and the metrics data.Type: ApplicationFiled: May 15, 2014Publication date: November 19, 2015Applicant: Dell Products, L.P.Inventors: Elie Antoun Jreji, Austin P. Bolen, Karthik V
-
Patent number: 9183152Abstract: Before initializing a memory of an information handling system, a method includes loading an image of a video option ROM code for a graphics interface device to a cache associated with a processor of the information handling system, and executing the video option ROM code to initialize the graphics interface device. The method also includes executing a memory reference code to initialize the memory, and while executing the memory reference code, providing status information from the graphics interface device.Type: GrantFiled: September 22, 2014Date of Patent: November 10, 2015Assignee: Dell Products, LLPInventors: Bi-Chong Wang, Austin P. Bolen, Madhusudhan Rangarajan