Abstract: The present invention has for its object to provide a DNA sequence capable of regulating the expression of a desired gene specifically in the fruit of a plant, a plasmid containing that DNA sequence as well as a plant cell, plant body and microorganism transformed with the plasmid. One aspect of the present invention is constituted by a fruit-specific expression-regulating unit DNA sequence which comprises a region comprising the base sequence shown under SEQ ID NO:1.

Abstract: The present invention has for its object to provide a DNA sequence capable of regulating the expression of a desired gene specifically in the fruit of a plant, a plasmid containing that DNA sequence as well as a plant cell, plant body and microorganism transformed with the plasmid.

Abstract: An input buffer circuit includes an output circuit and supplies a plurality of signals in response to an input signal. A delay line is constituted of a plurality of delay cells connected in series and delays the signals supplied from the input buffer circuit. A PLL circuit connected to the delay line, includes a level converter which outputs a control signal for controlling a delay time of the delay line. An output signal generation circuit generates a signal having a multiplied frequency from the output signal of the input buffer circuit and the output signal of a tap of the delay line. Each of the delay cells has an output circuit having the same arrangement as that of the output circuit provided in the input buffer circuit, and a clocked inverter circuit included in each of the output circuits of the delay cells and input buffer circuit is controlled by the control signal output from the level converter.

Abstract: The gate of a first P-channel transistor of a first comparator is supplied with an input signal, and the gate of a second P-channel transistor of the first comparator is supplied with a reference voltage. An output terminal of the first comparator is connected to an output circuit and the gates of first and second P-channel transistors of a second comparator are supplied with the reference voltage. The second comparator outputs a voltage equal to a stand-by time output voltage of the first comparator and the output voltage from the second comparator is supplied to the non-inversion input terminal of a third comparator which is connected to a voltage generating circuit. The voltage generating circuit has substantially the same dimension ratio as the output circuit and generates a voltage equal to the threshold voltage of the output circuit.