Patents by Inventor Ayewin Oung
Ayewin Oung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240097723Abstract: Embodiments disclosed herein determine when a sensor of an electronic device is being used, determine if a transmitter of the electronic device is transmitting a signal, determine whether the signal has a frequency in the certain frequency bands (e.g., that cause noise at the sensor), and reduce power (e.g., perform a power back-off operation) at the transmitter if so.Type: ApplicationFiled: December 12, 2022Publication date: March 21, 2024Inventors: David A. Karol, Austin J. Luan, Ayewin Oung, Daniel J. Morizio, Jeremy L. Bregman, Sean M. Gordoni, Vijay Kumar Ramamurthi, Wei Ren
-
Patent number: 10296058Abstract: Connectors having contact structures that may generate a low amount of EMI outside of an electronic device housing the connector structure, may further provide isolation from EMI present outside of the electronic device, and reduce the chance of a user or user's property encountering a power supply on an exposed contact.Type: GrantFiled: June 13, 2016Date of Patent: May 21, 2019Assignee: Apple Inc.Inventors: Meng Chi Lee, Ayewin Oung, Eric S. Jol
-
Patent number: 9830241Abstract: A method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators of one or more parameters relating to the function and/or identity and/or execution location of a thread or threads, comparing at least one of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest, and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: GrantFiled: August 10, 2015Date of Patent: November 28, 2017Assignees: Synopsys, Inc., Fujitsu Semiconductor LimitedInventors: Mark David Lippett, Ayewin Oung
-
Publication number: 20170071069Abstract: Connectors having contact structures that may generate a low amount of EMI outside of an electronic device housing the connector structure, may further provide isolation from EMI present outside of the electronic device, and reduce the chance of a user or user's property encountering a power supply on an exposed contact.Type: ApplicationFiled: June 13, 2016Publication date: March 9, 2017Applicant: Apple Inc.Inventors: Meng Chi Lee, Ayewin Oung, Eric S. Jol
-
Publication number: 20150347255Abstract: A method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators of one or more parameters relating to the function and/or identity and/or execution location of a thread or threads, comparing at least one of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest, and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: ApplicationFiled: August 10, 2015Publication date: December 3, 2015Inventors: Mark David Lippett, Ayewin Oung
-
Patent number: 9129050Abstract: A method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators of one or more parameters relating to the function and/or identity and/or execution location of a thread or threads, comparing at least one of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest, and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: GrantFiled: August 12, 2013Date of Patent: September 8, 2015Assignees: Synopys, Inc., Fujitsu Semiconductor LimitedInventors: Mark David Lippett, Ayewin Oung
-
Patent number: 9038076Abstract: A method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators of one or more parameters relating to the function and/or identity and/or execution location of a thread or threads, comparing at least one of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest, and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: GrantFiled: August 12, 2013Date of Patent: May 19, 2015Assignees: Synopsys, Inc., Fujitsu Semiconductor LimitedInventors: Mark David Lippett, Ayewin Oung
-
Patent number: 9038070Abstract: According to a first aspect of the present invention, there is provided a method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators indicative of one or more parameters relating to the function and/or identity of a thread or threads comparing at least some of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: GrantFiled: September 14, 2004Date of Patent: May 19, 2015Assignees: Synopsys, Inc., Fujitsu Semiconductor LimitedInventors: Mark David Lippett, Ayewin Oung
-
Publication number: 20130326282Abstract: A method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators of one or more parameters relating to the function and/or identity and/or execution location of a thread or threads, comparing at least one of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest, and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: ApplicationFiled: August 12, 2013Publication date: December 5, 2013Applicant: Synopsys, Inc.Inventors: Mark David Lippett, Ayewin Oung
-
Publication number: 20130326283Abstract: A method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators of one or more parameters relating to the function and/or identity and/or execution location of a thread or threads, comparing at least one of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest, and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: ApplicationFiled: August 12, 2013Publication date: December 5, 2013Applicant: Synopsys, Inc.Inventors: Mark David Lippett, Ayewin Oung
-
Publication number: 20060069953Abstract: According to a first aspect of the present invention, there is provided a method of monitoring thread execution within a multicore processor architecture which comprises a plurality of interconnected processor elements for processing the threads, the method comprising receiving a plurality of thread parameter indicators indicative of one or more parameters relating to the function and/or identity of a thread or threads comparing at least some of the thread parameter indicators with a first plurality of predefined criteria each representative of an indicator of interest and generating an output consequential upon thread parameter indicators which have been identified to be of interest as a result of the said comparison.Type: ApplicationFiled: September 14, 2004Publication date: March 30, 2006Inventors: Mark Lippett, Ayewin Oung