Patents by Inventor Bae-Heuk Yim
Bae-Heuk Yim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8232984Abstract: The present invention relates to a thin film transistor array panel and a display device including the same. A thin film transistor array panel according to an exemplary embodiment of the present invention includes: a plurality of gate lines; a plurality of pixels respectively connected to the gate lines; a gate driver comprising a plurality of stages connected to each other, the plurality of stages being respectively connected to the plurality of gate lines and applying gate signals to the plurality of gate lines; and a driver inspection unit separated from the gate driver and including at least three inspection stages, wherein each of the at least three inspection stages has a same structure as one of the plurality of stages of the gate driver.Type: GrantFiled: September 15, 2009Date of Patent: July 31, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Yeong-Keun Kwon, Yun-Hee Kwak, Bae-Heuk Yim, Jeong-Il Kim, Bon-Yong Koo, Mi-Sun Lee
-
Patent number: 8101445Abstract: A thin film transistor array panel according to the present invention includes: an insulation substrate having a display area and a peripheral area; a plurality of thin film transistors disposed in the display area; a plurality of gate lines connected to the thin film transistors; a plurality of data lines connected to the thin film transistors; a driving unit disposed in the peripheral area of the insulation substrate, and controlling the thin film transistor; a plurality of signal lines connecting between the driving unit and the gate lines or the data lines; and a dummy pattern overlapping the signal line and made of a transparent conductive material.Type: GrantFiled: July 1, 2009Date of Patent: January 24, 2012Assignee: Samsung Electronics Co., LtdInventors: Bon-Yong Koo, Bae-Heuk Yim
-
Patent number: 7920243Abstract: A color filter substrate includes a transparent substrate, a light-blocking layer, a color filter layer, a first cell gap maintaining member and a second cell gap maintaining member. The transparent substrate has a plurality of pixel regions. Each of the pixel regions includes first and second regions. The light-blocking layer is disposed over the transparent substrate. The light-blocking layer blocks light that leaks through boundaries of the pixel regions. The color filter layer is disposed over the transparent substrate. The color filter layer has a first thickness at the first region and a second thickness that is smaller than the first thickness at the second region. The first cell gap maintaining member is disposed at the first region. The second cell gap maintaining member is disposed at the second region. Therefore, a height difference between the main column spacer and the sub column spacer may be easily adjusted.Type: GrantFiled: July 13, 2005Date of Patent: April 5, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Ho Lee, Kye-Hun Lee, Kweon-Sam Hong, Bae-Heuk Yim
-
Patent number: 7916244Abstract: A liquid crystal display (LCD) having high luminance and color renditions is provided. The liquid crystal display includes a first insulating substrate, a gate line and a data line crossing each other on the first insulating substrate to define a pixel. First and second sub-pixel electrodes divide the pixel into two parts. A first switching element drives the first sub-pixel electrode and a second switching element drives the second sub-pixel electrode. A second insulating substrate faces the first insulating substrate. A color pattern is arranged on the second insulating substrate and overlaps the first sub-pixel electrode. A contrast pattern overlaps the second sub-pixel electrode.Type: GrantFiled: February 19, 2009Date of Patent: March 29, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hyun Hur, Kweon-Sam Hong, Woo-Sung Sohn, Bae-Heuk Yim, Hyun-Ho Kang, Jae-Yong Shin
-
Patent number: 7902006Abstract: In manufacturing a thin film transistor array substrate, a passivation film is formed over the transistors. A first photoresist pattern is formed over the passivation film, with a first portion partially overlying at least one source/drain electrode of each transistor and overlying each pixel electrode region, and with a second portion thicker than the first portion. The passivation film is patterned using the first photoresist pattern as a mask. The first photoresist pattern's first portion is removed to form a second photoresist pattern which protrudes upward around the pixel electrode regions. A transparent conductive film is formed with recesses in the pixel electrode regions. A masking pattern is formed over the transparent film in each pixel electrode region, the masking pattern's top surface being below a top of the transparent film. The transparent film is patterned using the masking pattern as a mask to form the pixel electrodes.Type: GrantFiled: May 6, 2009Date of Patent: March 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Woong-Kwon Kim, Ho-Jun Lee, Hong-Kee Chin, Sang-Heon Song, Jung-Suk Bang, Jun-Ho Song, Byeong-Jae Ahn, Bae-Heuk Yim
-
Patent number: 7898635Abstract: A liquid crystal display includes a conductive spacer that connects a common voltage line of an array substrate to a common electrode of an opposite substrate. The conductive spacer has a bar-like shape and extends along the common voltage line.Type: GrantFiled: October 12, 2007Date of Patent: March 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Bae-Heuk Yim, Jeong-Ho Lee, Doo-Hwan You, Seong-Young Lee
-
Patent number: 7880503Abstract: A method of driving gate lines is used to activate the gate lines by outputting output signals of stages to the gate lines. A first node is boosted up based upon a carry signal or the vertical start signal from a previous stage. A gate signal that is pulled up is outputted through an output terminal of a present stage based upon a first clock signal which is boosted up. An off-voltage is outputted through the output terminal of the present stage in response to an output signal from a next stage or the vertical start signal. The first node is discharged in response to the output signal from the next stage or a carry signal from a last stage. A positive ripple voltage at the first node is removed by providing a negative ripple voltage to the first node.Type: GrantFiled: July 15, 2009Date of Patent: February 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yeong-Keun Kwon, Sang-Jin Jeon, Yoon-Jang Kim, Bae-Heuk Yim, Bon-Yong Koo
-
Publication number: 20100295829Abstract: The present invention relates to a thin film transistor array panel and a display device including the same. A thin film transistor array panel according to an exemplary embodiment of the present invention includes: a plurality of gate lines; a plurality of pixels respectively connected to the gate lines; a gate driver comprising a plurality of stages connected to each other, the plurality of stages being respectively connected to the plurality of gate lines and applying gate signals to the plurality of gate lines; and a driver inspection unit separated from the gate driver and including at least three inspection stages, wherein each of the at least three inspection stages has a same structure as one of the plurality of stages of the gate driver.Type: ApplicationFiled: September 15, 2009Publication date: November 25, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yeong-Keun KWON, Yun-Hee KWAK, Bae-Heuk YIM, Jeong-Il KIM, Bon-Yong KOO, Mi-Sun LEE
-
Publication number: 20100207667Abstract: A method of driving gate lines is used to activate the gate lines by outputting output signals of stages to the gate lines. A first node is boosted up based upon a carry signal or the vertical start signal from a previous stage. A gate signal that is pulled up is outputted through an output terminal of a present stage based upon a first clock signal which is boosted up. An off-voltage is outputted through the output terminal of the present stage in response to an output signal from a next stage or the vertical start signal. The first node is discharged in response to the output signal from the next stage or a carry signal from a last stage. A positive ripple voltage at the first node is removed by providing a negative ripple voltage to the first node.Type: ApplicationFiled: July 15, 2009Publication date: August 19, 2010Inventors: Yeong-Keun Kwon, Sang-Jin Jeon, Yoon-Jang Kim, Bae-Heuk Yim, Bon-Yong Koo
-
Publication number: 20100187538Abstract: A thin film transistor array panel according to the present invention includes: an insulation substrate having a display area and a peripheral area; a plurality of thin film transistors disposed in the display area; a plurality of gate lines connected to the thin film transistors; a plurality of data lines connected to the thin film transistors; a driving unit disposed in the peripheral area of the insulation substrate, and controlling the thin film transistor; a plurality of signal lines connecting between the driving unit and the gate lines or the data lines; and a dummy pattern overlapping the signal line and made of a transparent conductive material.Type: ApplicationFiled: July 1, 2009Publication date: July 29, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bon-Yong Koo, Bae-Heuk Yim
-
Publication number: 20100159652Abstract: In manufacturing a thin film transistor array substrate, a passivation film is formed over the transistors. A first photoresist pattern is formed over the passivation film, with a first portion partially overlying at least one source/drain electrode of each transistor and overlying each pixel electrode region, and with a second portion thicker than the first portion. The passivation film is patterned using the first photoresist pattern as a mask. The first photoresist pattern's first portion is removed to form a second photoresist pattern which protrudes upward around the pixel electrode regions. A transparent conductive film is formed with recesses in the pixel electrode regions. A masking pattern is formed over the transparent film in each pixel electrode region, the masking pattern's top surface being below a top of the transparent film. The transparent film is patterned using the masking pattern as a mask to form the pixel electrodes.Type: ApplicationFiled: May 6, 2009Publication date: June 24, 2010Inventors: Woong-Kwon Kim, Ho-Jun Lee, Hong-Kee Chin, Sang-Heon Song, Jung-Suk Bank, Jun-Ho Song, Byeong-Jae Ahn, Bae-Heuk Yim
-
Publication number: 20090207328Abstract: A liquid crystal display (LCD) having high luminance and color renditions is provided. The liquid crystal display includes a first insulating substrate, a gate line and a data line crossing each other on the first insulating substrate to define a pixel. First and second sub-pixel electrodes divide the pixel into two parts. A first switching element drives the first sub-pixel electrode and a second switching element drives the second sub-pixel electrode. A second insulating substrate faces the first insulating substrate. A color pattern is arranged on the second insulating substrate and overlaps the first sub-pixel electrode. A contrast pattern overlaps the second sub-pixel electrode.Type: ApplicationFiled: February 19, 2009Publication date: August 20, 2009Inventors: Seung-Hyun HUR, Kweon-Sam HONG, Woo-Sung SOHN, Bae-Heuk YIM, Hyun-Ho KANG, Jae-Yong SHIN
-
Publication number: 20080088787Abstract: A liquid crystal display includes a conductive spacer that connects a common voltage line of an array substrate to a common electrode of an opposite substrate. The conductive spacer has a bar-like shape and extends along the common voltage line.Type: ApplicationFiled: October 12, 2007Publication date: April 17, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bae-Heuk YIM, Jeong-Ho LEE, Doo-Hwan YOU, Seong-Young LEE