Patents by Inventor Balakrishnan Srinivasan
Balakrishnan Srinivasan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9149646Abstract: A method and apparatus for controlling a process of injury therapy includes monitoring a Nitric Oxide level of the injury, generating a controlling signal by comparing the Nitric oxide level with a predefined threshold, and adjusting a dosage of light for the injury therapy according to the controlling signal.Type: GrantFiled: December 22, 2009Date of Patent: October 6, 2015Assignee: KONINKLIJKE PHILIPS N.V.Inventors: Payal Keswarpu, Balakrishnan Srinivasan, Srinivas Rao Kudavelly
-
Publication number: 20130138927Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word addressed by an instruction address. An instruction execution unit, processes a plurality of instructions from the instruction word in parallel. A detection unit, detects in which of a plurality of ranges the instruction address lies. The detection unit is coupled to the instruction execution unit and/or the instruction memory system, to control a way in which the instruction execution unit parallelizes processing of the instructions from the instruction word, dependent on a detected range. In an embodiment the instruction execution unit and/or the instruction memory system adjusts a width of the instruction word that determines a number of instructions from the instruction word that is processed in parallel, dependent on the detected range.Type: ApplicationFiled: January 28, 2013Publication date: May 30, 2013Applicant: Nytell Software LLCInventors: Ramanathan Sethuraman, Balakrishnan Srinivasan, Carlos Alba Pinto, Harm Peters, Rafael Peset LLopis
-
Patent number: 8364935Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word addressed by an instruction address. An instruction execution unit, processes a plurality of instructions from the instruction word in parallel. A detection unit, detects in which of a plurality of ranges the instruction address lies. The detection unit is coupled to the instruction execution unit and/or the instruction memory system, to control a way in which the instruction execution unit parallelizes processing of the instructions from the instruction word, dependent on a detected range. In an embodiment the instruction execution unit and/or the instruction memory system adjusts a width of the instruction word that determines a number of instructions from the instruction word that is processed in parallel, dependent on the detected range.Type: GrantFiled: October 1, 2003Date of Patent: January 29, 2013Assignee: Nytell Software LLCInventors: Ramanathan Sethuraman, Balakrishnan Srinivasan, Carlos Antonio Alba Pinto, Harm Johannes Antonius Maria Peters, Rafael Peset Llopis
-
Publication number: 20120010683Abstract: The invention provides a method and apparatus for controlling a process of injury therapy. The method comprises the steps of: monitoring (11) a Nitric Oxide level of the injury, generating (12) a controlling signal by comparing the Nitric oxide level with a predefined threshold, and adjusting (13) a dosage of light for the injury therapy according to the controlling signal.Type: ApplicationFiled: December 22, 2009Publication date: January 12, 2012Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Payal Keswarpu, Balakrishnan Srinivasan, Srinivas Rao Kudavelly
-
Patent number: 7861062Abstract: The data processing device has a plurality of functional units and issues instructions in successive instruction cycles. Instructions of a first type are each intended for one functional unit at a time. An instruction of a second type causes a combination of functional units to respond in the same instruction execution cycle, a result from one functional unit being used by another as part of the execution of the same instruction. Preferably, the device supports alternative operation at a number of different instruction cycle rates, dependent on whether an executed program segment contains instructions of the second type. The fastest instruction cycle rate does not allow execution of the instruction of the second type, because operation by different functional units does not fit within the instruction execution cycle.Type: GrantFiled: June 22, 2004Date of Patent: December 28, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: Carlos Antonio Alba Pinto, Balakrishnan Srinivasan, Ramanathan Sethuraman
-
Patent number: 7730284Abstract: An instruction processing device has a of pipe-line stage with a functional unit for executing a command from an instruction. A first register unit is coupled to the functional unit for storing a result of execution of the command when the command has reached a first one of the pipeline stages, and for supplying bypass operand data to the functional unit. A register file is coupled to the functional unit for storing the result when the command has reached a second one of the pipeline stages, downstream from the first one of the pipeline stages, and for supplying operand data to the functional unit. A disable circuit is coupled to selectively disable storing of the results in the register file under control of the instructions.Type: GrantFiled: March 17, 2004Date of Patent: June 1, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: Balakrishnan Srinivasan, Ramanathan Sethuraman, Carlos Antonio Alba Pinto
-
Publication number: 20080301474Abstract: A multiprocessor system-on-chip 102 with dynamic adaptive power management for execution of data-dependent applications comprises strategically placed performance counters to collect run-time performance requirements of tasks. A power manager 130 issues DVS 132, DFS 134, time-out 136, and other controls to the various system resources being monitored. As the tasks execute during run-time, the quality of the match between the task and the resource it was scheduled to is analyzed. More accurate power controls and schedules are then made available and stored in a performance requirements table. The power-management is therefore adaptive and dynamic. During a static analysis phase, applications and tasks that can be pre-characterized for their performance requirements are profiled and pre-loaded as initial starting points for correction during run-time.Type: ApplicationFiled: December 21, 2006Publication date: December 4, 2008Applicant: NXP B.V.Inventors: Nagaraju Bussa, Harsh Dhand, Balakrishnan Srinivasan
-
Patent number: 7457970Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word, capable of containing a plurality of instructions, respective instruction words being output in response to respective instruction addresses. An instruction execution unit contains a plurality of functional units, each capable of executing a respective instruction from the instruction word in parallel with execution of other instructions from the instruction word by other ones of the functional units. A power saving circuit is provided to switch a selectable subset of the functional units and/or parts of the instruction memory to a power saving state, while other functional units and parts of the instruction memory continue processing instructions in a normal power consuming state. The power saving circuit selects the functional units and/or parts of the instruction memory dependent on program execution.Type: GrantFiled: September 17, 2003Date of Patent: November 25, 2008Assignee: Koninklijke Philips Electronics N.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman, Balakrishnan Srinivasan, Harm Johannes Antonius Maria Peters, Rafael Peset Llopis
-
Publication number: 20080133880Abstract: The data processing device has a plurality of functional units and issues instructions in successive instruction cycles. Instructions of a first type are each intended for one functional unit at a time. An instruction of a second type causes a combination of functional units to respond in the same instruction execution cycle, a result from one functional unit being used by another as part of the execution of the same instruction. Preferably, the device supports alternative operation at a number of different instruction cycle rates, dependent on whether an executed program segment contains instructions of the second type. The fastest instruction cycle rate does not allow execution of the instruction of the second type, because operation by different functional units does not fit within the instruction execution cycle.Type: ApplicationFiled: June 22, 2004Publication date: June 5, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventors: Carlos Antonio Alba Pinto, Balakrishnan Srinivasan, Ramanathan Sethuraman
-
Patent number: 7167135Abstract: An antenna for a wireless device may be kept dynamically tuned to a desired center frequency to compensate for detuning which may be caused by environmental influences. A sensor provides a feedback signal to a controller to select an appropriate capacitance value from a variable capacitor to tune the antenna for the wireless device. The variable capacitor may comprise a plurality of fixed capacitors and MEMS switches arranged in parallel or may comprise a variable MEMS capacitor having a fixed lower plate and a flexible upper plate.Type: GrantFiled: June 25, 2004Date of Patent: January 23, 2007Assignee: Intel CorporationInventors: Issy Kipnis, Valluri Rao, Balakrishnan Srinivasan, Joe Hayden, III
-
Publication number: 20060212686Abstract: An instruction processing device has a of pipe-line stage with a functional unit for executing a command from an instruction. A first register unit is coupled to the functional unit for storing a result of execution of the command when the command has reached a first one of the pipeline stages, and for supplying bypass operand data to the functional unit. A register file is coupled to the functional unit for storing the result when the command has reached a second one of the pipeline stages, downstream from the first one of the pipeline stages, and for supplying operand data to the functional unit. A disable circuit is coupled to control of the instructions.Type: ApplicationFiled: March 17, 2004Publication date: September 21, 2006Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Balakrishnan Srinivasan, Ramanathan Sethuraman, Carlos Alba Pinto
-
Publication number: 20060156004Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word, capable of containing a plurality of instructions, respective instruction words being output in response to respective instruction addresses. An instruction execution unit contains a plurality of functional units, each capable of executing a respective instruction from the instruction word in parallel with execution of other instructions from the instruction word by other ones of the functional units. A power saving circuit is provided to switch a selectable subset of the functional units and/or parts of the instruction memory to a power saving state, while other functional units and parts of the instruction memory continue processing instructions in a normal power consuming state. The power saving circuit selects the functional units and/or parts of the instruction memory dependent on program execution.Type: ApplicationFiled: September 17, 2003Publication date: July 13, 2006Inventors: Carlos Alba Pinto, Ramanathan Sethuraman, Balakrishnan Srinivasan, Harm Johannes Peters, Rafael Peset Llopis
-
Publication number: 20060095743Abstract: A compute program is executed in a VLIW processor, which contains a plurality of functional units and a plurality of register files that are each coupled to a respective subset of the functional units. When a first instruction is executed that results in writing of a result to a register file in a register addressed by a result address from the first instruction, the result is copied to a copy register in a register file. The copy register is selected dependent on the register file to which the result was written, but at least partially independent of the result address, so that results written to different addressed registers in the register file are copied to the same register in the copy file. Subsequently a copy instruction may be executed to copy the result from the copy register file to a second register file, from which the result may be used as operand of another instruction.Type: ApplicationFiled: October 28, 2003Publication date: May 4, 2006Applicant: Koninklijke Philips Electronics N.V.Inventors: Balakrishnan Srinivasan, Marco Bekooij
-
Publication number: 20060095715Abstract: The invention relates to a very long instruction word (VLIW) processor comprising a plurality of functional units (110, 130, 135), each for executing an operation, and a VLIW controller (100) connected to each of said functional units (110, 130, 135) and adapted to controlling said functional units (110, 130, 135). The VLIW processor comprises at least one indication means (140) associated with one of said functional units (135) and adapted to registering and indicating to the VLIW controller (100) whether said one functional unit (135) is idle or operating.Type: ApplicationFiled: December 3, 2003Publication date: May 4, 2006Applicant: Koninklijke Philips Electronics N.V.Inventors: Balakrishnan Srinivasan, Ramanathan Sethuraman, Carlos Alba Pinto, Harm Johannes Peters
-
Publication number: 20060004986Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word addressed by an instruction address. An instruction execution unit, processes a plurality of instructions from the instruction word in parallel. A detection unit, detects in which of a plurality of ranges the instruction address lies. The detection unit is coupled to the instruction execution unit and/or the instruction memory system, to control a way in which the instruction execution unit parallelizes processing of the instructions from the instruction word, dependent on a detected range. In an embodiment the instruction execution unit and/or the instruction memory system adjusts a width of the instruction word that determines a number of instructions from the instruction word that is processed in parallel, dependent on the detected range.Type: ApplicationFiled: October 1, 2003Publication date: January 5, 2006Applicant: Koninklijke Philips Electronics N.V.Inventors: Ramanathan Sethuraman, Balakrishnan Srinivasan, Carlos Alba Pinto, Harm Johannes Peters, Rafael Peset Llopis
-
Publication number: 20050273569Abstract: A program of instruction words is executed with a VLIW data processing apparatus. The apparatus comprises a plurality of functional units capable of executing a plurality of instructions from each instruction word in parallel. The instructions from each of at least some of the instruction words are fetched from respective memory units in parallel, addressed with an instruction address that is common for the functional units. Translation of the instruction address into a physical address can be modified for one or more particular ones of the memory units. Modification is controlled by modification update instructions in the program. Thus, it can be selected dependent on program execution which instructions from the memory units will be combined into the instruction word in response to the instruction address.Type: ApplicationFiled: September 17, 2003Publication date: December 8, 2005Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Carlos Alba Pinto, Ramanathan Sethuraman, Balakrishnan Srinivasan, harm Johannes Peters, Rafael Peset Llopis
-
Publication number: 20050225501Abstract: A MEMS optical device includes a MEMS image array and a self-aligned microlens array. The MEMS image array includes a number of individual channels. The microlens array includes individual microlenses, each of which is associated with one of the channels of the MEMS image array. The microlens array is formed directly on the MEMS image array using semiconductor fabrication techniques. Each microlens is automatically aligned with its respective channel within the image array. The need for precise and expensive manual alignment of the MEMS image array and the microlens arrays is avoided. Improvements in the fill factor and the transmission efficiency of the optical device are realized. Further, by tailoring the refractive index of the lens relative to both the substrate and the ambient air, the total internal reflection phenomenon can be exploited, for additional improvement in the transmission efficiency of the optical device.Type: ApplicationFiled: March 30, 2004Publication date: October 13, 2005Inventors: Balakrishnan Srinivasan, Gary Shade
-
Publication number: 20050057399Abstract: An antenna for a wireless device may be kept dynamically tuned to a desired center frequency to compensate for detuning which may be caused by environmental influences. A sensor provides a feedback signal to a controller to select an appropriate capacitance value from a variable capacitor to tune the antenna for the wireless device. The variable capacitor may comprise a plurality of fixed capacitors and MEMS switches arranged in parallel or may comprise a variable MEMS capacitor having a fixed lower plate and a flexible upper plate.Type: ApplicationFiled: June 25, 2004Publication date: March 17, 2005Inventors: Issy Kipnis, Valluri Rao, Balakrishnan Srinivasan, Joe Hayden