Patents by Inventor Barry K. Britton
Barry K. Britton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7650545Abstract: Signals sent from one system-on-chip core become switched to a reconfigurable logic core (RLC) for observation and, perhaps, replacement with another signal. A first signal line couples together a plurality of cores. A switch, disposed between the first signal line and an input signal line of the RLC, selectively controls whether the signal gets sent to the RLC. A multiplexer, having the first signal line and an output signal line of the RLC as inputs, selectively controls whether the signal or a replacement signal becomes conveyed to another core of the system-on-chip. Observation and control configuration memory bits act as inputs in the selective control of the switch and the multiplexer. Other embodiments teach shared RLC input signal lines amongst multiple cores. The RLC may contain an inverter, a test circuit, a logic analyzer or other. Methods of observing and replacing signals are also taught.Type: GrantFiled: March 4, 2003Date of Patent: January 19, 2010Assignee: Agere Systems Inc.Inventors: Miron Abramovici, Yuzheng Ding, Barry K. Britton, Harold N. Scholz
-
Patent number: 7262630Abstract: In one embodiment of the invention, a programmable termination structure has first and second termination circuits for corresponding pads and a programmable connection therebetween. The first termination circuit supports first and second sets of termination schemes. A shared resistor is part of at least one termination scheme in each set. The first termination circuit supports a termination scheme between the first pad and a user-defined node connected to an on-chip capacitor such that first pad is connected via the termination scheme to the on-chip capacitor. Control circuitry automatically turns on and off a termination scheme for bidirectional signaling supported by the first termination circuit, wherein (1) the control circuitry turns off the termination scheme if an output buffer is configured to present outgoing signals at the first pad and (2) the control circuitry turns on the termination scheme if the output buffer is disabled in order to terminate incoming signals received at the first pad.Type: GrantFiled: August 1, 2005Date of Patent: August 28, 2007Assignee: Lattice Semiconductor CorporationInventors: William B. Andrews, Barry K. Britton, John Schadt, Mou C. Lin
-
Patent number: 7139288Abstract: Multiple single-channel links are employed as a single high-bandwidth link for packetized data having a single packet delineator. The single high-bandwidth link may typically be employed for transfer of data in intra- and inter-frame/rack back-planes. A transmitter forms the packetized data including the single packet delineator. The packet delineator is used by, for example, a framer of a receiver to enable reconstruction of packetized data from the multiple single-channel links. The transmitter forms the packetized data such that a beginning portion of each packet is transferred to a particular one of the single-channel links. Thus, the packet delineator is associated with that particular single-channel link, regardless of the number of other single-channel links that are bonded together with that particular single-channel link to form the single high-bandwidth link.Type: GrantFiled: November 7, 2001Date of Patent: November 21, 2006Assignee: Agere Systems Inc.Inventors: Francois Balay, Barry K. Britton, Paul A. Langner, John B. McCluskey, Shakeel H. Peera
-
Patent number: 7034596Abstract: Systems and methods are disclosed to provide static and/or dynamic phase adjustments to a data signal relative to a clock signal. For example, the data signal may be delayed by a coarse delay and/or a fine delay to match the timing of the clock signal independently for each input path (e.g., per input pad). The delay may be as a function of positive and/or negative clock edges.Type: GrantFiled: February 11, 2003Date of Patent: April 25, 2006Assignee: Lattice Semiconductor CorporationInventors: William B. Andrews, Harold Scholz, Barry K. Britton
-
Publication number: 20040155690Abstract: Systems and methods are disclosed to provide static and/or dynamic phase adjustments to a data signal relative to a clock signal. For example, the data signal may be delayed by a coarse delay and/or a fine delay to match the timing of the clock signal independently for each input path (e.g., per input pad). The delay may be as a function of positive and/or negative clock edges.Type: ApplicationFiled: February 11, 2003Publication date: August 12, 2004Applicant: Lattice Semiconductor CorporationInventors: William B. Andrews, Harold Scholz, Barry K. Britton
-
Publication number: 20040071224Abstract: Multiple single-channel links are employed as a single high-bandwidth link for packetized data having a single packet delineator. The single high-bandwidth link may typically be employed for transfer of data in intra- and inter-frame/rack back-planes. A transmitter forms the packetized data including the single packet delineator. The packet delineator is used by, for example, a framer of a receiver to enable reconstruction of packetized data from the multiple single-channel links. The transmitter forms the packetized data such that a beginning portion of each packet is transferred to a particular one of the single-channel links. Thus, the packet delineator is associated with that particular single-channel link, regardless of the number of other single-channel links that are bonded together with that particular single-channel link to form the single high-bandwidth link.Type: ApplicationFiled: November 7, 2001Publication date: April 15, 2004Inventors: Francois Balay, Barry K. Britton, Paul A. Langner, John B. McCluskey, Shakeel H. Peera
-
Patent number: 6483342Abstract: An embedded system bus is woven between a plurality of embedded master elements and at least one slave element within the FPGA device, and provides an external processor interface allowing direct access to any of the plurality of embedded slave elements. Using the embedded system bus, any of a plurality of masters may be allowed to program an embedded element, e.g., embedded FPGA logic, whereas conventional FPGAs allowed only a single master (e.g., a processor) to program the embedded FPGA logic. The embedded system bus is a group of signals, typically data, address and control, that connects system elements together and provides a basic protocol for the flow of data. The embedded system bus allows for control, configuration and status determination of the FPGA device. The embedded system bus is preferably a dedicated function available at all times for arbitrated access to allow communication between the various embedded system components.Type: GrantFiled: May 25, 2001Date of Patent: November 19, 2002Assignee: Lattice Semiconductor CorporationInventors: Barry K. Britton, Ravikumar Charath, Zheng Chen, James F. Hoff, Cort D. Lansenderfer, Don McCarley, Richard G. Stuby, Jr., Ju-Yuan D. Yang
-
Patent number: 6472904Abstract: A multi-functional programmable I/O buffer in a Field Programmable Gate Array (FPGA) device. The I/O buffer is programmably configurable to meet any of a wide range of I/O standards, be it single ended or differential, 5V, 3.3V, 2.5V or 1.5V logic, without the need for implementing multiple I/O buffers to properly handle each different iteration of I/O requirements. An embedded, internal programmable resistor (e.g., a programmable 100 ohm resistor) is programmably selected for use in differential I/O applications, thus eliminating the conventional requirement for the use of an external resistor connected to each differential receiver I/O pin. The present invention also separates I/O pads into groups in each of a plurality of banks in a programmable device (e.g., PLD, FPGA, etc.), with each group being separately powered by the user. The disclosed multi-functional I/O buffer may be programmably configured by the user to be, e.g.Type: GrantFiled: May 25, 2001Date of Patent: October 29, 2002Assignee: Lattice Semiconductor CorporationInventors: William B. Andrews, Barry K. Britton
-
Publication number: 20020008540Abstract: An embedded system bus is woven between a plurality of embedded master elements and at least one slave element within the FPGA device, and provides an external processor interface allowing direct access to any of the plurality of embedded slave elements. Using the embedded system bus, any of a plurality of masters may be allowed to program an embedded element, e.g., embedded FPGA logic, whereas conventional FPGAs allowed only a single master (e.g., a processor) to program the embedded FPGA logic. The embedded system bus is a group of signals, typically data, address and control, that connects system elements together and provides a basic protocol for the flow of data. The embedded system bus allows for control, configuration and status determination of the FPGA device. The embedded system bus is preferably a dedicated function available at all times for arbitrated access to allow communication between the various embedded system components.Type: ApplicationFiled: May 25, 2001Publication date: January 24, 2002Inventors: Barry K. Britton, Ravikumar Charath, Zheng Chen, James F. Hoff, Cort D. Lansenderfer, Don McCarley
-
Publication number: 20020003436Abstract: A multi-functional programmable I/O buffer in a Field Programmable Gate Array (FPGA) device. The I/O buffer is programmably configurable to meet any of a wide range of I/O standards, be it single ended or differential, 5V, 3.3V, 2.5V or 1.5V logic, without the need for implementing multiple I/O buffers to properly handle each different iteration of I/O requirements. An embedded, internal programmable resistor (e.g., a programmable 100 ohm resistor) is programmably selected for use in differential I/O applications, thus eliminating the conventional requirement for the use of an external resistor connected to each differential receiver I/O pin. The present invention also separates I/O pads into groups in each of a plurality of banks in a programmable device (e.g., PLD, FPGA, etc.), with each group being separately powered by the user. The disclosed multi-functional I/O buffer may be programmably configured by the user to be, e.g.Type: ApplicationFiled: May 25, 2001Publication date: January 10, 2002Inventors: William B. Andrews, Barry K. Britton
-
Patent number: 6216191Abstract: A field programmable gate array (FPGA) has an interface circuit that allows signals to be transmitted directly between the FPGA and a processor. The processor interface (PI) of the FPGA enables the processor to access data at any time from either programmable logic of the FPGA or system registers of the PI. The present invention eliminates the need for external intermediate logic previously required to interface an FPGA and a processor.Type: GrantFiled: October 15, 1997Date of Patent: April 10, 2001Assignee: Lucent Technologies Inc.Inventors: Barry K. Britton, Alan Cunningham, Wai-Bor Leung, Richard G. Stuby, Jr., James A. Thompson
-
Patent number: 6064225Abstract: The FPGA has an array of programmable logic cells (PLCs) surrounded by a ring of programmable input/output cells (PICs). In one embodiment, the pads of each pair of adjacent PICs, as well as internal routing resources of each of the two PICs, are programmably connected to a single global-signal spine, and the spine is programmably connected directly to only half of the perpendicular branches. Each of the branches can then connect to the cells in two adjacent rows/columns of the array to provide a global signal to any of the cells in the array while only using a branch per every two rows/columns of the device. The reduced number of spine-to-branch connections reduces the capacitive loading on the spines, thereby increasing the speed at which global signals can be transmitted. In addition, sharing spines between adjacent PICs reduces the number of spines in the FPGA by half, thereby providing additional layout space for other resources.Type: GrantFiled: March 20, 1998Date of Patent: May 16, 2000Assignee: Lucent Technologies Inc.Inventors: William B. Andrews, Barry K. Britton, Kai-Kit Ngai, Gary P. Powell, Satwant Singh, Carolyn W. Spivak, Richard G. Stuby, Jr.
-
Patent number: 6060902Abstract: A programmable logic device (PLD), such as a field programmable gate array (FPGA), has a programmable clock manager (PCM) that converts an input clock into at least one output clock and the PCM can be programmed during PLD operations, without reconfiguring the PLD.Type: GrantFiled: October 15, 1997Date of Patent: May 9, 2000Inventors: Lucian R. Albu, Barry K. Britton, Wai-Bor Leung, Richard G. Stuby, Jr., James A. Thompson, Zeljko Zilic
-
Patent number: 6049224Abstract: A programmable logic device, such as an FPGA, is implemented using logic cells that have configurable connection schemes between routing resources and logic element input pins. For example, in one embodiment, each logic cell in the device has a flexible input structure that supports two or more different connection schemes, which may or may not involve input sharing, where each logic cell can be individually programmed for any of the available connection schemes when the device is configured. As such, the device can be efficiently programmed to implement the user's specific circuitry. The invention balances the competing goals of (1) reducing routing requirements by limiting the number of connections between routing resources and logic element input pins and (2) providing minimally constrained programming of logic elements.Type: GrantFiled: October 15, 1997Date of Patent: April 11, 2000Assignee: Lucent Technologies Inc.Inventors: Barry K. Britton, Ian L. McEwen, Ho T. Nguyen, Satwant Singh, Carolyn W. Spivak, Richard G. Stuby, Jr.
-
Patent number: 6043677Abstract: A programmable logic device (PLD), such as a field programmable gate array (FPGA), has a programmable clock manager (PCM) that converts an input clock into at least one output clock and the PCM can perform one or more delay-locked loop (DLL) functions. In one embodiment, the DLL functions include clock delay, duty-cycle adjustment, and clock doubling, where duty-cycle adjustment can optionally be applied independently to the doubled clock cycles.Type: GrantFiled: October 15, 1997Date of Patent: March 28, 2000Assignee: Lucent Technologies Inc.Inventors: Lucian R. Albu, Barry K. Britton, Wai-Bor Leung, Richard G. Stuby, Jr., James A. Thompson, Zeljko Zilic
-
Patent number: 6028463Abstract: A programmable logic device (PLD), such as a field programmable gate array (FPGA), has a programmable clock manager (PCM) that converts an input clock into at least two different output clocks having different clock rates. The different output clocks can be used to control different processes either within or outside the FPGA. For example, one output clock can be used to control the FPGA's input/output registers, while a second, faster output clock can be used to control the FPGA's internal registers.Type: GrantFiled: October 15, 1997Date of Patent: February 22, 2000Assignee: Lucent Technologies Inc.Inventors: Lucian R. Albu, Barry K. Britton, Wai-Bor Leung, Richard G. Stuby, Jr., James A. Thompson, Zeljko Zilic
-
Patent number: 6020755Abstract: A single integrated circuit (IC) having one or more regions of mask-programmed device (MPD) logic for implementing permanent functions and one or more regions of field-programmable gate-array (FPGA) logic for implementing user-specified functions. The FPGA-type logic provides programming flexibility, while the MPD-type logic provides size, speed, functionality, and dollar cost advantages. In one embodiment, a hybrid IC has an array of programmable logic cells (PLCs) implemented using FPGA-type logic, an application-specific block (ASB) implemented using MPD-type logic, and a ring of pads. Fast interface switch hierarchy (FISH) cells provide the interface between the PLC array and the pads, between the PLC array and the ASB, and between the ASB and the pad ring.Type: GrantFiled: September 26, 1997Date of Patent: February 1, 2000Assignee: Lucent Technologies Inc.Inventors: William B. Andrews, Barry K. Britton, Thomas J. Hickey, Ronald T. Modo, Ho T. Nguyen, Lorraine L. Schadt, Satwant Singh
-
Patent number: 5986471Abstract: The bi-directional (BI-DI) buffers and supplemental logic and interconnect (SLIC) cells are designed to be programmed to operate in different modes in order to implement different kinds of logic circuits. In particular, BI-DI buffers of the present invention support at least five different operational modes. In a first mode (Mode A), the BI-DI buffer generates a logic "1" output, for any input value. In a second mode (Mode B), the BI-DI buffer generates a logic "0" output, for any input value. In a third mode (Mode C), the BI-DI buffer buffers the input signal and generates an output signal equal to the input signal. In a fourth mode (Mode D), the BI-DI buffer buffers the input signal and generates an output signal equal to the inverse of the input signal. In a fifth mode, (Mode E), the BI-DI buffer operates as a conventional tri-state driver. Two or more of the BI-DI buffers can be configured to form more complex logic circuits having two or more inputs.Type: GrantFiled: October 15, 1997Date of Patent: November 16, 1999Assignee: Lucent Technologies Inc.Inventors: Barry K. Britton, Kai-Kit Ngai, Ho T. Nguyen, Satwant Singh, Carolyn W. Spivak, Richard G. Stuby, Jr.
-
Patent number: 5623217Abstract: A field programmable gate array includes programmable function units (PFUs) that may function as either a logic block or a random access memory (RAM). Each PFU has a write-port enable input when the PFUs are being used as user RAM units. In addition, each PFU includes a write-strobe input. The write operation is accomplished when both the write-port enable input and the write-strobe input are active. This technique allows a reduction of logic gates and control signal conductors. In many cases, these advantages allow for higher system operating frequencies and more gate capacity at a lower cost.Type: GrantFiled: February 26, 1996Date of Patent: April 22, 1997Assignee: Lucent Technologies Inc.Inventors: Barry K. Britton, Kai-Kit Ngai, Satwant Singh
-
Patent number: 5528170Abstract: Providing low-skew clock signals to a Field Programmable Gate Array (FPGA) chip normally requires devoting a certain number of bondpads to that purpose. However, that limits the number of clocks that may be applied, and may also limit which bondpads can be used for that purpose. In the present invention, any input/output bondpad may be used to supply a low-skew clock, or other global type signal, to one or more of the Programmable Function Units (PFUs). This is accomplished by using a criss-crossed grid of parallel conductor groups. Any of the conductors may be supplied by a clock from a bondpad or alternatively driven directly from a PFU, thereby allowing the distribution of internally-generated clocks. To facilitate programmable interconnects between the horizontal and vertical conductors, the outer conductor in a group crosses over the others at defined intervals, to thereby become the inner conductor.Type: GrantFiled: September 28, 1995Date of Patent: June 18, 1996Assignee: AT&T Corp.Inventors: Barry K. Britton, Dwight D. Hill, William A. Oswald