Patents by Inventor Bassem Salem

Bassem Salem has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240026544
    Abstract: A method of forming nanowires, including the forming on a metal region of a layer having through openings, and the forming in the through openings of portions deposited in a chemical bath, forming all or part of the nanowires and extending from the metal region.
    Type: Application
    Filed: December 1, 2020
    Publication date: January 25, 2024
    Applicants: Commissariat à I'Énergie Atomique et aux Énergies Alternatives, Universite Grenoble Alpes, Centre National de la Recherche Scientifique
    Inventors: Clément Lausecker, Xavier Baillin, Vincent Consonni, Bassem Salem
  • Publication number: 20230340672
    Abstract: A nanowire forming method, including the forming of a DNA origami having through openings, and the forming in the through openings of portions forming all or part of the nanowires.
    Type: Application
    Filed: December 1, 2020
    Publication date: October 26, 2023
    Applicants: Commissariat à I'Énergie Atomique et aux Énergies Alternatives, Universite Grenoble Alpes, Institut Polytechnique de Grenoble, Centre National de la Recherche Scientifique
    Inventors: Xavier Baillin, Vincent Consonni, Stéphane Fanget, Bassem Salem, Raluca Tiron
  • Publication number: 20230290633
    Abstract: A method for producing, on a structure based on a material III-V, of a dielectric layer, the method comprising producing a first dielectric film by ALD by carrying out a plurality of first cycles, each comprising at least: one injection in the reaction chamber of a precursor based on a first material and one injection in the reaction chamber of a water or ozone-based precursor; and producing, on the first dielectric film, a second dielectric film by plasma-enhanced ALD by carrying out a plurality of second cycles, each comprising at least: one injection in the reaction chamber of a precursor based on a second material and one injection in the reaction chamber of an oxygen or nitrogen based precursor.
    Type: Application
    Filed: July 8, 2021
    Publication date: September 14, 2023
    Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE GRENOBLE ALPES
    Inventors: Maxime LEGALLAIS, Bassem SALEM, Thierry BARON, Romain GWOZIECKI, Marc PLISSONNIER
  • Publication number: 20230111123
    Abstract: A method for producing an aluminium nitride (AlN)-based layer on a structure with the basis of silicon (Si) or with the basis of a III-V material, may include several deposition cycles performed in a plasma reactor comprising a reaction chamber inside which is disposed a substrate having the structure. Each deposition cycle may include at least the following: deposition of aluminium-based species on an exposed surface of the structure, the deposition including at least one injection into the reaction chamber of an aluminium (Al)-based precursor; and nitridation of the exposed surface of the structure, the nitridation including at least one injection into the reaction chamber of a nitrogen (N)-based precursor and the formation in the reaction chamber of a nitrogen-based plasma. During the formation of the nitrogen-based plasma, a non-zero polarisation voltage Vbias_substrate may be applied to the substrate.
    Type: Application
    Filed: February 25, 2021
    Publication date: April 13, 2023
    Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE GRENOBLE ALPES
    Inventors: Maxime LEGALLAIS, Bassem SALEM, Thierry BARON, Romain GWOZIECKI, Marc PLISSONNIER
  • Patent number: 11515394
    Abstract: A method for the nanoscale etching of a layer of Ge1-xSnx on a carrier for a FET transistor, x being the concentration of tin in the GeSn alloy, the etching method includes a step of plasma-etching the layer of Ge1-xSnx using a mixture comprising dichlorine (Cl2) and dinitrogen (N2) and under an etching pressure lower than or equal to 50 mTorr, preferably lower than or equal to 10 mTorr. A method for producing a conduction channel on a carrier for a FET transistor, comprising a step of forming a layer of Ge1-xSnx on the carrier, the layer being produced by epitaxial growth, and a step of etching the layer of Ge1-xSnx according to the etching method. A conduction channel made of Ge1-xSnx for a FET transistor, the channel being obtained according to the production method, and a FET transistor comprising a plurality of conduction channels made of Ge1-xSnx.
    Type: Grant
    Filed: January 22, 2021
    Date of Patent: November 29, 2022
    Assignees: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE
    Inventors: Etienne Eustache, Bassem Salem, Jean-Michel Hartmann, Franck Bassani, Mohamed-Aymen Mahjoub
  • Publication number: 20220077379
    Abstract: The piezoelectric device includes a first electrode, a second electrode, piezoelectric elongate nano-objects in contact with the first electrode, and extending between the first electrode and the second electrode, a first layer of an electrically-insulating first material, the first layer surrounding a first longitudinal portion of each of the piezoelectric elongate nano-objects, a second layer of an electrically-insulating second material, the second layer surrounding a second longitudinal portion of each of the piezoelectric elongate nano-objects. The first layer is arranged between the first electrode and the second layer. The thickness of the first layer is strictly smaller than the thickness of the second layer. The first material has a Young's modulus strictly higher than the Young's modulus of the second material.
    Type: Application
    Filed: September 7, 2021
    Publication date: March 10, 2022
    Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, UNIVERSITE GRENOBLE ALPES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, INSTITUT POLYTECHNIQUE DE GRENOBLE
    Inventors: Clément LAUSECKER, Xavier BAILLIN, Vincent CONSONNI, Bassem SALEM
  • Publication number: 20210242313
    Abstract: A method for the nanoscale etching of a layer of Ge1-xSnx on a carrier for a FET transistor, x being the concentration of tin in the GeSn alloy, the etching method includes a step of plasma-etching the layer of Ge1-xSnx using a mixture comprising dichlorine (Cl2) and dinitrogen (N2) and under an etching pressure lower than or equal to 50 mTorr, preferably lower than or equal to 10 mTorr. A method for producing a conduction channel on a carrier for a FET transistor, comprising a step of forming a layer of Ge1-xSnx on the carrier, the layer being produced by epitaxial growth, and a step of etching the layer of Ge1-xSnx according to the etching method. A conduction channel made of Ge1-xSnx for a FET transistor, the channel being obtained according to the production method, and a FET transistor comprising a plurality of conduction channels made of Ge1-xSnx.
    Type: Application
    Filed: January 22, 2021
    Publication date: August 5, 2021
    Inventors: Etienne EUSTACHE, Bassem SALEM, Jean-Michel HARTMANN, Franck BASSANI, Mohamed-Aymen MAHJOUB
  • Publication number: 20130313525
    Abstract: The transistor (100) comprises a nanowire (101) at least partially forming a channel of the transistor (100), a source contact (102) arranged at a first longitudinal end (103) of the nanowire (101), a drain contact (104) arranged at a second longitudinal end (105) of the nanowire (101), and a gate (106) arranged on the nanowire (101) between the source contact (102) and the drain contact (104). Furthermore, a portion of the gate (106) covers, with the interposition of a dielectric material (107), a corresponding portion of the source contact (102) and/or of the drain contact (104) arranged along the nanowire (101) between its two longitudinal ends (103, 105).
    Type: Application
    Filed: May 24, 2013
    Publication date: November 28, 2013
    Inventors: Guillaume Rosaz, Pascal Gentile, Thierry Baron, Bassem Salem, Nicolas Pauc
  • Patent number: 8088674
    Abstract: Electrodes made from metallic material are formed on a layer of dielectric material. A bottom layer of at least one of the electrodes constitutes a catalyst material in direct contact with the layer of dielectric material. Nanowires are grown by means of the catalyst, between the electrodes, parallel to the layer of dielectric material. The nanowires connecting the two electrodes are then made from single-crystal semi-conductor material and in contact with the layer of dielectric material.
    Type: Grant
    Filed: November 27, 2008
    Date of Patent: January 3, 2012
    Assignees: Commissariat a l'Energie Atomique, Centre National de al Recherche Scientifique
    Inventors: Thomas Ernst, Thierry Baron, Pierre Ferret, Pascal Gentile, Bassem Salem
  • Publication number: 20100273317
    Abstract: Electrodes made from metallic material are formed on a layer of dielectric material. A bottom layer of at least one of the electrodes constitutes a catalyst material in direct contact with the layer of dielectric material. Nanowires are grown by means of the catalyst, between the electrodes, parallel to the layer of dielectric material. The nanowires connecting the two electrodes are then made from single-crystal semi-conductor material and in contact with the layer of dielectric material.
    Type: Application
    Filed: November 27, 2008
    Publication date: October 28, 2010
    Applicants: Commissariat A L'energie Atomique et Aux Energies Alternatives, Centre National de la Recherche Scientifique
    Inventors: Thomas Ernst, Thierry Baron, Pierre Ferret, Pascal Gentile, Bassem Salem