Patents by Inventor Bei DUOHUI
Bei DUOHUI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11538686Abstract: A semiconductor structure and a method for forming the same are provided. The method includes: providing a base, a pattern transfer material layer being formed above the base; performing first ion implantation, to dope first ions into the pattern transfer material layer, to form first doped mask layers arranged in a first direction; forming first trenches in the pattern transfer material layer on two sides of the first doped mask layer in a second direction, to expose side walls of the first doped mask layer; forming mask spacers on side walls of the first trenches; performing second ion implantation, to dope second ions into some regions of the pattern transfer material layer that are exposed from the first doped mask layers and the first trenches, to form second doped mask layers; removing the remaining pattern transfer material layer, to form second trenches; and etching the base along the first trenches and the second trenches, to form a target pattern.Type: GrantFiled: January 22, 2021Date of Patent: December 27, 2022Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventors: Zhu Chen, Yang Ming, Bei Duohui, Zuopeng He, Chao Zhang, Ni Bai Bing
-
Patent number: 11404273Abstract: The present disclosure provides a semiconductor structure and a forming method thereof. One form of a forming method includes: providing a base; forming a plurality of discrete mandrel layers on the base, where an extending direction of the mandrel layers is a first direction, and a direction perpendicular to the first direction is a second direction; forming a plurality of spacer layers covering side walls of the mandrel layers; forming a pattern transfer layer on the base, where the pattern transfer layer covers side walls of the spacer layers; forming a first trench in the pattern transfer layer between adjacent spacer layers in the second direction; removing a mandrel layer to form a second trench after the first trench is formed; and etching the base along the first trench and the second trench to form a target pattern by using the pattern transfer layer and the spacer layer as a mask. In the present disclosure, the accuracy of the pattern transfer is improved.Type: GrantFiled: January 22, 2021Date of Patent: August 2, 2022Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventors: Zhu Chen, He Zuopeng, Yang Ming, Yao Dalin, Bei Duohui
-
Publication number: 20220102205Abstract: A method for forming a semiconductor structure is provided. In one form, a method includes: providing a base; forming a pattern memory layer on the base, where at least a first trench and a second trench are provided on the pattern memory layer, where an extending direction of the first trench is parallel to an extending direction of the second trench, and the first trench and the second trench are formed using different masks; and forming mandrel lines separated on the base at positions of the base that correspond to the first trench and the second trench. By using the method, a problem that a photoresist peels off during etching due to an elongated shape when separated mandrel lines are directly formed can be avoided. Further, a problem of a relatively high requirement on a filling material when the mandrel lines are formed directly by using a plurality of photolithography processes can be avoided, to lower the requirement on the filling material.Type: ApplicationFiled: April 13, 2021Publication date: March 31, 2022Applicants: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: He ZUOPENG, Yang MING, Bei DUOHUI
-
Publication number: 20210398810Abstract: A semiconductor structure and a method for forming the same are provided. The method includes: providing a base, a pattern transfer material layer being formed above the base; performing first ion implantation, to dope first ions into the pattern transfer material layer, to form first doped mask layers arranged in a first direction; forming first trenches in the pattern transfer material layer on two sides of the first doped mask layer in a second direction, to expose side walls of the first doped mask layer; forming mask spacers on side walls of the first trenches; performing second ion implantation, to dope second ions into some regions of the pattern transfer material layer that are exposed from the first doped mask layers and the first trenches, to form second doped mask layers; removing the remaining pattern transfer material layer, to form second trenches; and etching the base along the first trenches and the second trenches, to form a target pattern.Type: ApplicationFiled: January 22, 2021Publication date: December 23, 2021Applicants: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Zhu CHEN, Yang MING, Bei Duohui, Zuopeng HE, Chao Zhang, Ni BAI BING
-
Publication number: 20210391173Abstract: The present disclosure provides a semiconductor structure and a forming method thereof. One form of a forming method includes: providing a base; forming a plurality of discrete mandrel layers on the base, where an extending direction of the mandrel layers is a first direction, and a direction perpendicular to the first direction is a second direction; forming a plurality of spacer layers covering side walls of the mandrel layers; forming a pattern transfer layer on the base, where the pattern transfer layer covers side walls of the spacer layers; forming a first trench in the pattern transfer layer between adjacent spacer layers in the second direction; removing a mandrel layer to form a second trench after the first trench is formed; and etching the base along the first trench and the second trench to form a target pattern by using the pattern transfer layer and the spacer layer as a mask. In the present disclosure, the accuracy of the pattern transfer is improved.Type: ApplicationFiled: January 22, 2021Publication date: December 16, 2021Applicants: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Zhu CHEN, He ZUOPENG, Yang MING, Yao Dalin, Bei DUOHUI
-
Patent number: 10998396Abstract: A semiconductor structure and a forming method thereof are disclosed. The forming method includes: providing a base; forming a first electrode layer on the base; forming a capacitance dielectric layer on a top and a sidewall of the first electrode layer; and forming a second electrode layer conformally covering the capacitance dielectric layer. Compared with a solution in which the capacitance dielectric layer only covers the top of the first electrode layer, in the present disclosure, an effective area between the second electrode layer and the first electrode layer is increased, the second electrode layer, the first electrode layer, and the capacitance dielectric layer located on the top of the first electrode layer construct one capacitance, and the second electrode layer, the first electrode layer, and the capacitance dielectric layer located on the sidewall of the first electrode layer construct other four capacitances. That is, the formed capacitor structure includes five parallel capacitances.Type: GrantFiled: August 9, 2019Date of Patent: May 4, 2021Assignees: Semiconductor Manufacturing (Beijing) international Corporation, Semiconductor Manufacturing (Shanghai) International CorporationInventors: Hu Lianfeng, Hu Youcun, Yang Ming, Bei Duohui, Ni Baibing
-
Publication number: 20200168699Abstract: A semiconductor structure and a forming method thereof are disclosed. The forming method includes: providing a base; forming a first electrode layer on the base; forming a capacitance dielectric layer on a top and a sidewall of the first electrode layer; and forming a second electrode layer conformally covering the capacitance dielectric layer. Compared with a solution in which the capacitance dielectric layer only covers the top of the first electrode layer, in the present disclosure, an effective area between the second electrode layer and the first electrode layer is increased, the second electrode layer, the first electrode layer, and the capacitance dielectric layer located on the top of the first electrode layer construct one capacitance, and the second electrode layer, the first electrode layer, and the capacitance dielectric layer located on the sidewall of the first electrode layer construct other four capacitances. That is, the formed capacitor structure includes five parallel capacitances.Type: ApplicationFiled: August 9, 2019Publication date: May 28, 2020Applicants: Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) CorporationInventors: Hu LIANFENG, Hu YOUCUN, YANG MING, Bei DUOHUI, Ni Baibing LING