Patents by Inventor Benjamin Esposito
Benjamin Esposito has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11902132Abstract: A circuit system includes an analog-to-digital converter circuit, a digital-to-analog converter circuit coupled to the analog-to-digital converter circuit, and a variable latency circuit coupled to a data path that includes the digital-to-analog converter circuit. The variable latency circuit generates a deterministic latency in an output signal that is based on a measured latency of the data path.Type: GrantFiled: December 21, 2020Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Dan Pritsker, Colman Cheung, Benjamin Esposito
-
Publication number: 20220038357Abstract: A circuit system includes an analog-to-digital converter circuit, a digital-to-analog converter circuit coupled to the analog-to-digital converter circuit, and a variable latency circuit coupled to a data path that includes the digital-to-analog converter circuit. The variable latency circuit generates a deterministic latency in an output signal that is based on a measured latency of the data path.Type: ApplicationFiled: December 21, 2020Publication date: February 3, 2022Applicant: Intel CorporationInventors: Dan Pritsker, Colman Cheung, Benjamin Esposito
-
Publication number: 20200057610Abstract: An integrated circuit may have specialized processing blocks that are configurable to operate as arithmetic operators that may implement amongst others multiplication, addition, sum-of-product, and multiply-accumulation operations in a first mode. In a second mode, the specialized processing blocks may operate as multiplexers and several specialized processing blocks may be cascaded to implement wider multiplexing functions. In a third mode, the specialized processing blocks may operate as register pipelines.Type: ApplicationFiled: October 28, 2019Publication date: February 20, 2020Inventor: Benjamin Esposito
-
Publication number: 20200021320Abstract: An array of antennas includes transmitter and receiver circuits. The transmitter includes a digital-to-analog converter (DAC), splitter and filter circuits, mixer circuits, and antennas. The DAC circuit converts a digital signal into an analog signal. The splitter and filter circuits separate frequencies of the analog signal into split signals. The mixer circuits multiply frequencies from the split signals by different frequencies of carrier signals to generate modulated signals that are converted by the antennas into radio frequency (RF) signals. The receiver includes antennas, mixer circuits, a summing circuit, and an analog-to-digital converter (ADC). The antennas in the receiver receive RF signals that are converted into electrical signals. The mixer circuits multiply frequencies from the electrical signals with different frequencies of carrier signals. The outputs of the mixer circuits are summed by the summing circuit to generate a summed signal that is converted to digital by the ADC.Type: ApplicationFiled: September 26, 2019Publication date: January 16, 2020Applicant: Intel CorporationInventors: Dan Pritsker, Colman Cheung, Benjamin Esposito
-
Patent number: 10489116Abstract: An integrated circuit may have specialized processing blocks that are configurable to operate as arithmetic operators that may implement amongst others multiplication, addition, sum-of-product, and multiply-accumulation operations in a first mode. In a second mode, the specialized processing blocks may operate as multiplexers and several specialized processing blocks may be cascaded to implement wider multiplexing functions. In a third mode, the specialized processing blocks may operate as register pipelines.Type: GrantFiled: July 9, 2014Date of Patent: November 26, 2019Assignee: Altera CorporationInventor: Benjamin Esposito
-
Patent number: 7987222Abstract: A method for performing multiplication on a field programmable gate array includes generating a product by multiplying a first plurality of bits from a first number and a first plurality of bits from a second number. A stored value designated as a product of a second plurality of bits from the first number and a second plurality of bits from the second number is retrieved. The product is scaled with respect to a position of the first plurality of bits from the first number and a position of the first plurality of bits from the second number. The stored value is scaled with respect to a position of the second plurality of bits from the second number and a position of the second plurality of bits from the second number. The scaled product and the scaled stored value are summed.Type: GrantFiled: April 22, 2004Date of Patent: July 26, 2011Assignee: Altera CorporationInventors: Asher Hazanchuk, Benjamin Esposito
-
Patent number: 7949699Abstract: A programmable integrated circuit device such as a programmable logic device can be configured as a finite impulse response (FIR) filter capable of operating in decimation mode. The device includes at least one user-configurable random access memory block, and that user-configurable random access memory is configured as coefficient memories and data sample memories. The memories are large enough to hold up to all of the coefficients of the filter and a plurality of data samples at one time. Because the data samples and coefficients need not be shifted through the filter at the programmable logic device clock rate, overclocking of the filter is not necessary. The filter can run at a clock rate which is the same as the input data rate, while taking advantage of the available random access memory to mimic a shift register.Type: GrantFiled: August 30, 2007Date of Patent: May 24, 2011Assignee: Altera CorporationInventors: Hong Shan Neoh, Benjamin Esposito
-
Patent number: 7932761Abstract: Techniques and an apparatus for producing pulse width modulation (PWM) edges are described. A PWM controller circuit with a polyphase counter is described. The polyphase counter may comprise a plurality of counters. Each of the counters may be set to a specific initial count value. A polyphase decoder block with a plurality of sets of high/low decoders are coupled to outputs from the polyphase counter. A set/reset block with a plurality of set/reset logic elements is coupled to outputs from the polyphase decoder block. A serializer is coupled to outputs from the plurality of set/reset blocks to generate PWM edges. Multiple parallel phases of a PWM pulse may be created with the circuit. Using a polyphase counter and comparator to create multiple parallel phases may speed up the controller circuit and provide a finer tuning resolution.Type: GrantFiled: February 9, 2009Date of Patent: April 26, 2011Assignee: Altera CorporationInventor: Benjamin Esposito
-
Patent number: 7864080Abstract: A sample rate converter in which filtering is decomposed into phases as permitted by zero padding is described. The outputs of the phases are issued in the correct sequence to provide the resampled sequence.Type: GrantFiled: December 29, 2008Date of Patent: January 4, 2011Assignee: Altera CorporationInventors: Suleyman Sirri Demirsoy, Lawrence Rigby, Benjamin Esposito
-
Patent number: 7793013Abstract: Methods, circuits, and an apparatus for filtering high-speed serial data is disclosed. In one embodiment, a Programmable Logic Device (PLD) is configured with a filter circuit for filtering serial data at a first clock rate. The filter circuit converts an N number of serial data streams into an N number of M-bit words based on a deserialization factor. The M-bit words are converted to an M number of N-bit data words. The N-Bit data words are filtered at a second clock rate, reformatted, serialized, and outputted as individual serial data streams at the first clock rate. In one embodiment, the N-bit data words are digitally filtered by a Finite Impulse Response (FIR) filter operating at the second clock rate. The data output of the FIR filter is then serialized into an N number of serial data output streams operating at the first clock rate.Type: GrantFiled: December 29, 2005Date of Patent: September 7, 2010Assignee: Altera CorporationInventor: Benjamin Esposito
-
Patent number: 7598790Abstract: A clock synthesis circuit includes a polyphase numerically controlled oscillator, an extraction circuit, and a clock signal generation circuit. The polyphase numerically controlled oscillator generates sets of periodic output signals. Each set of the periodic output signals represents a different phase of a periodic waveform signal. The extraction circuit extracts a most significant bit from each set of the periodic output signals of the polyphase numerically controlled oscillator to generate most significant bits. The clock signal generation circuit converts the most significant bits into a serial bit stream that serves as an output clock signal.Type: GrantFiled: January 30, 2008Date of Patent: October 6, 2009Assignee: Altera CorporationInventors: Benjamin Esposito, Hong Shan Neoh
-
Patent number: 7570120Abstract: A multichannel numerically controlled oscillator is provided. The multichannel numerically controlled oscillator has a dual port memory. An output function generation lookup table in the dual port memory is used to generate output functions for the numerically controlled oscillator. A first channel of output is generated based on a first address signal that is presented on a first port of the dual port memory. A second channel of output is generated based on a second address signal that is presented on a second port of the dual port memory. First and second phase accumulators may be used to produce the address signals for the first and second ports of the dual port memory, respectively. The phase accumulators may each contain a register, an adder, and a feedback path. The registers in the phase accumulators and the dual port memory may handle signals at the clock rate of the output channels.Type: GrantFiled: June 18, 2007Date of Patent: August 4, 2009Assignee: Altera CorporationInventor: Benjamin Esposito
-
Patent number: 7509562Abstract: Improved error correction techniques and circuitry are provided. The error correction circuitry may be integrated with a programmable logic device (PLD), or it may be wholly or partly on a separate integrated circuit. The circuitry may be capable of providing data recovery during extended drop out periods of a high speed serial link with an embedded clock signal.Type: GrantFiled: April 9, 2004Date of Patent: March 24, 2009Assignee: Altera CorporationInventors: Benjamin Esposito, Christopher Cook
-
Patent number: 7356554Abstract: A programmable logic device includes at least one RAM block generating a first multi-bit calculation result which may, but does not necessarily, involve a multiplication of two operands. A shift operation is driven by a second multi-bit calculation result shifts the second multi-bit calculation result by at least one bit to generate a shifted second multi-bit calculation result. A multi-bit adder coupled to the at least one RAM block adds the shifted second multi-bit calculation result to the first multi-bit calculation result.Type: GrantFiled: June 27, 2005Date of Patent: April 8, 2008Assignee: Altera CorporationInventors: Asher Hazanchuk, Benjamin Esposito
-
Patent number: 7269617Abstract: A user logic design to hardware application is provided that efficiently implements in a PLD a user logic design multiplier using both programmable logic circuitry and one or more multipliers embedded in DSP circuitry integrated in the PLD. A smaller DSP multiplier may be used by implementing the user logic design multiplier in a sum of partial product arrangement in which one of the partial products is generated using the smaller DSP multiplier with the remaining partial products being generated by multipliers implemented using programmable logic circuitry.Type: GrantFiled: November 12, 2003Date of Patent: September 11, 2007Assignee: Altera CorporationInventors: Benjamin Esposito, Robert L Pelt
-
Patent number: 6943579Abstract: A programmable logic device includes at least one RAM block generating a first multi-bit calculation result which may, but does not necessarily, involve a multiplication of two operands. A shift operation is driven by a second multi-bit calculation result shifts the second multi-bit calculation result by at least one bit to generate a shifted second multi-bit calculation result. A multi-bit adder coupled to the at least one RAM block adds the shifted second multi-bit calculation result to the first multi-bit calculation result.Type: GrantFiled: September 22, 2003Date of Patent: September 13, 2005Assignee: Altera CorporationInventors: Asher Hazanchuk, Benjamin Esposito