Patents by Inventor Benoît Labbe
Benoît Labbe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240053401Abstract: Briefly, embodiments, such as methods, systems and/or circuits for controlling a power signal to be supplied to a processing device. In one aspect, a magnitude of a power supplied to a processing device may be changed based, at least in part on an estimated and/or predicted load.Type: ApplicationFiled: August 9, 2022Publication date: February 15, 2024Inventors: Chi-Hsiang Huang, Shidhartha Das, Benoit Labbe
-
Patent number: 11862067Abstract: Circuitry comprises driver circuitry to control display of a prevailing display image by display elements of a display device, the driver circuitry generating a signal providing electrical charge for storage by display elements, in which an electrical charge stored by a display element controls a display output of that display element; detector circuitry to detect, for a display image transition from a current display image to a second, display image, a first set of one or more display elements which are in a respective first state controlled by a first stored electrical charge in the current display image and which are required to be in a respective second state controlled by a second electrical charge, in the second display image; switching circuitry, responsive to the detector circuitry, to divert electrical charge from the set of display elements to secondary charge store in response to initiation of the display image transition.Type: GrantFiled: June 9, 2022Date of Patent: January 2, 2024Assignee: Arm LimitedInventors: Parameshwarappa Anand Kumar Savanth, Jedrzej Kufel, Benoit Labbe, Sahan Sajeewa Hiniduma Udugama Gamage
-
Publication number: 20230291311Abstract: Various implementations described herein are related to a device having a power stage that provides an output signal and a first feedback signal based on an input signal and a control signal. The device may have a digital stage with digital circuitry that provides a second feedback signal based on operational activity of the digital circuitry using the output signal. The device may have a control stage that provides the control signal based on the input signal, the first feedback signal and the second feedback signal.Type: ApplicationFiled: March 9, 2022Publication date: September 14, 2023Inventors: Benoit Labbe, Shidhartha Das, Chi-Hsiang Huang
-
Patent number: 11698653Abstract: Various implementations described herein are directed to multi-stage system. The system may include a first stage having a current bias generator that generates a biasing current. The system may include a second stage that is coupled to the first stage, and the second stage may include a load that utilizes the biasing current generated by the current bias generator.Type: GrantFiled: July 23, 2019Date of Patent: July 11, 2023Assignee: Arm LimitedInventors: Philex Ming-Yan Fan, Benoit Labbe, Parameshwarappa Anand Kumar Savanth
-
Patent number: 11664681Abstract: Subject matter disclosed herein may relate to detecting wireless signals and/or signal packets and may relate more particularly to detecting wireless signals and/or signal packets at energy-harvesting devices.Type: GrantFiled: June 30, 2021Date of Patent: May 30, 2023Assignee: Arm LimitedInventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Sahan Sajeewa Hiniduma Udugama Gamage, Pranay Prabhat, Benoit Labbe, Thanusree Achuthan
-
Patent number: 11646740Abstract: In a particular implementation, a method to reduce noise/clock jitter and to generate a “stretched” output clock to optimize for jitter of the output clock is disclosed. The method includes: generating two or more clock phases upon detecting a transient voltage by a detector circuit, generating an output clock signal based on one of the two or more clock phases; and altering a phase speed of the output clock signal to correspond to a phase speed of an input clock signal.Type: GrantFiled: July 2, 2021Date of Patent: May 9, 2023Assignee: Arm LimitedInventor: Benoit Labbe
-
Publication number: 20230136561Abstract: In one particular implementation, a circuit includes: a flip flop; and an AND gate, where the circuit is configured to generate edge-triggered set and reset input signals. In another implementation, a method includes: providing, by a digital locked loop (DLL), a plurality of phase outputs; determining, by respective logic circuits, respective pulses to be selected for an output clock corresponding to each of the plurality phase outputs; shifting respective selection windows of the pulses such that each of the selection windows fully overlap the corresponding respective determined pulses; and selecting the pulses.Type: ApplicationFiled: November 4, 2021Publication date: May 4, 2023Inventors: El Mehdi Boujamaa, Benoit Labbe, David Michael Bull
-
Publication number: 20230006467Abstract: Subject matter disclosed herein may relate to detecting wireless signals and/or signal packets and may relate more particularly to detecting wireless signals and/or signal packets at energy-harvesting devices.Type: ApplicationFiled: June 30, 2021Publication date: January 5, 2023Inventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Sahan Sajeewa Hiniduma Udugama Gamage, Pranay Prabhat, Benoit Labbe, Thanusree Achuthan
-
Publication number: 20230006678Abstract: In a particular implementation, a method to reduce noise/clock jitter and to generate a “stretched” output clock to optimize for jitter of the output clock is disclosed. The method includes: generating two or more clock phases upon detecting a transient voltage by a detector circuit, generating an output clock signal based on one of the two or more clock phases; and altering a phase speed of the output clock signal to correspond to a phase speed of an input clock signal.Type: ApplicationFiled: July 2, 2021Publication date: January 5, 2023Inventor: Benoit Labbe
-
Publication number: 20220398970Abstract: Circuitry comprises driver circuitry to control display of a prevailing display image by display elements of a display device, the driver circuitry generating a signal providing electrical charge for storage by display elements, in which an electrical charge stored by a display element controls a display output of that display element; detector circuitry to detect, for a display image transition from a current display image to a second, display image, a first set of one or more display elements which are in a respective first state controlled by a first stored electrical charge in the current display image and which are required to be in a respective second state controlled by a second electrical charge, in the second display image; switching circuitry, responsive to the detector circuitry, to divert electrical charge from the set of display elements to secondary charge store in response to initiation of the display image transition.Type: ApplicationFiled: June 9, 2022Publication date: December 15, 2022Inventors: Parameshwarappa Anand Kumar SAVANTH, Jedrzej KUFEL, Benoit LABBE, Sahan Sajeewa Hiniduma Udugama GAMAGE
-
Patent number: 11444625Abstract: Various implementations described herein are related to a device. The device may include first circuitry that receives a clock signal and provides one or more phase-shifted pulse signals based on the clock signal. The device may include second circuitry that receives an input voltage, receives the clock signal, and provides an internal control signal based on the input voltage and the clock signal. The device may include third circuitry that receives the internal control signal, receives the one or more phase-shifted pulse signals, and provides an output clock signal based on the internal control signal and the one or more phase-shifted pulse signals.Type: GrantFiled: November 24, 2020Date of Patent: September 13, 2022Assignee: Arm LimitedInventors: Benoit Labbe, Shidhartha Das, Thanusree Achuthan
-
Patent number: 11398813Abstract: Various implementations described herein refer to an integrated circuit having a first stage and a second stage. The first stage has a step-down converter coupled to an oscillator between a first voltage supply and a second voltage supply. The second stage is coupled to the first stage, and the second stage has a current bias generator coupled to a diode-connected transistor between the first voltage supply and the second voltage supply. The second stage provides an intermediate voltage to the first stage.Type: GrantFiled: January 25, 2021Date of Patent: July 26, 2022Assignee: Arm LimitedInventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Benoit Labbe, Bal S. Sandhu, Pranay Prabhat, James Edward Myers
-
Publication number: 20220166436Abstract: Various implementations described herein are related to a device. The device may include first circuitry that receives a clock signal and provides one or more phase-shifted pulse signals based on the clock signal. The device may include second circuitry that receives an input voltage, receives the clock signal, and provides an internal control signal based on the input voltage and the clock signal. The device may include third circuitry that receives the internal control signal, receives the one or more phase-shifted pulse signals, and provides an output clock signal based on the internal control signal and the one or more phase-shifted pulse signals.Type: ApplicationFiled: November 24, 2020Publication date: May 26, 2022Inventors: Benoit Labbe, Shidhartha Das, Thanusree Achuthan
-
Publication number: 20210143801Abstract: Various implementations described herein refer to an integrated circuit having a first stage and a second stage. The first stage has a step-down converter coupled to an oscillator between a first voltage supply and a second voltage supply. The second stage is coupled to the first stage, and the second stage has a current bias generator coupled to a diode-connected transistor between the first voltage supply and the second voltage supply. The second stage provides an intermediate voltage to the first stage.Type: ApplicationFiled: January 25, 2021Publication date: May 13, 2021Inventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Benoit Labbe, Bal S. Sandhu, Pranay Prabhat, James Edward Myers
-
Publication number: 20210026389Abstract: Various implementations described herein are directed to multi-stage system. The system may include a first stage having a current bias generator that generates a biasing current. The system may include a second stage that is coupled to the first stage, and the second stage may include a load that utilizes the biasing current generated by the current bias generator.Type: ApplicationFiled: July 23, 2019Publication date: January 28, 2021Inventors: Philex Ming-Yan Fan, Benoit Labbe, Parameshwarappa Anand Kumar Savanth
-
Patent number: 10903822Abstract: Various implementations described herein refer to an integrated circuit having a first stage and a second stage. The first stage has a step-down converter coupled to an oscillator between a first voltage supply and a second voltage supply. The second stage is coupled to the first stage, and the second stage has a current bias generator coupled to a diode-connected transistor between the first voltage supply and the second voltage supply. The second stage provides an intermediate voltage to the first stage.Type: GrantFiled: March 5, 2019Date of Patent: January 26, 2021Assignee: Arm LimitedInventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Benoit Labbe, Bal S. Sandhu, Pranay Prabhat, James Edward Myers
-
Patent number: 10886847Abstract: Various implementations described herein are directed to a device having a voltage regulator that uses a modulator to adjust an output voltage. The device may include a time-to-digital converter that measures a timing delay of a logic chain, compares the timing delay to a reference delay to determine a timing delay error, and provides the timing delay error to the modulator for adjusting the output voltage.Type: GrantFiled: June 14, 2019Date of Patent: January 5, 2021Assignee: Arm LimitedInventors: Benoit Labbe, Graham Peter Knight, Philex Ming-Yan Fan
-
Publication number: 20200395849Abstract: Various implementations described herein are directed to a device having a voltage regulator that uses a modulator to adjust an output voltage. The device may include a time-to-digital converter that measures a timing delay of a logic chain, compares the timing delay to a reference delay to determine a timing delay error, and provides the timing delay error to the modulator for adjusting the output voltage.Type: ApplicationFiled: June 14, 2019Publication date: December 17, 2020Inventors: Benoit Labbe, Graham Peter Knight, Philex Ming-Yan Fan
-
Publication number: 20200287524Abstract: Various implementations described herein refer to an integrated circuit having a first stage and a second stage. The first stage has a step-down converter coupled to an oscillator between a first voltage supply and a second voltage supply. The second stage is coupled to the first stage, and the second stage has a current bias generator coupled to a diode-connected transistor between the first voltage supply and the second voltage supply. The second stage provides an intermediate voltage to the first stage.Type: ApplicationFiled: March 5, 2019Publication date: September 10, 2020Inventors: Philex Ming-Yan Fan, Parameshwarappa Anand Kumar Savanth, Benoit Labbe, Bal S. Sandhu, Pranay Prabhat, James Edward Myers
-
Patent number: 10620655Abstract: Briefly, embodiments of claimed subject matter relate to comparison of a signal amplitude, such as a signal originating from a battery, for example, with a reference signal. A reference signal may be generated via body-biasing of one or more transistors, for example, which permit operation of the one or more transistors in a sub-threshold state, in which current through the one or more transistors comprises an exponential relationship to an applied voltage. Thus, at least in particular embodiments, detection of low battery voltage or battery overvoltage may be performed utilizing only a very small amount of electrical power.Type: GrantFiled: September 13, 2018Date of Patent: April 14, 2020Assignee: Arm LimitedInventors: Benoit Labbe, Parameshwarappa Anand Kumar Savanth, James Edward Myers