Patents by Inventor Bharath Raghavan
Bharath Raghavan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160315641Abstract: In some aspects, the disclosure is directed to methods and systems for common-mode ripple correction for high-speed transmitters. In one or more embodiments, the system includes a driver circuit of a complementary metal-oxide semiconductor (CMOS) transmitter. In one or more embodiments, the driver circuit has an output common-mode. In one or more embodiments, the system includes a predriver circuit with an output in electrical communication with an input of the driver circuit. In one or more embodiments, a comparator generates a control signal using a difference between an average signal value of the output common-mode and a target value. In one or more embodiments, the comparator block generates signals which can be used to adjust the strength of at least one of a pull-up path or a pull-down path in the predriver circuit.Type: ApplicationFiled: May 19, 2015Publication date: October 27, 2016Inventor: Bharath Raghavan
-
Patent number: 9231571Abstract: A programmable frequency receiver includes a slicer for receiving data at a first frequency, a de-multiplexer for de-multiplexing the data at a second frequency, a programmable clock generator for generating a clock at the first frequency, and first and second resonant clock amplifiers for amplifying clock signals at the first and second frequencies. The resonant clock amplifiers include an inductor having a low Q value, allowing them to amplify clock signals over the programmable frequency range of the receiver. The second resonant clock amplifier includes digitally tunable delay elements to delay and center the amplified clock signal of the second frequency in the data window at the interface between the slicer and the de-multiplexer. The delay elements can be capacitors. A calibration circuit adjusts capacitive elements within a master clock generator to generate a master clock at the first frequency.Type: GrantFiled: November 14, 2013Date of Patent: January 5, 2016Assignee: Broadcom CorporationInventors: Bharath Raghavan, Jun Cao, Afshin Momtaz
-
Patent number: 8698532Abstract: Improved master latch for high-speed slicer providing enhanced input signal sensitivity. A pre-charging circuit injects charge into the sources of the differential pair of a latch that samples the input signal during odd clock cycles. This reduces the gate-to-source voltage of the sampling pair, making them less sensitive to data bits latched by a second parallel master latch in odd clock cycles. The injected charge dissipates before the sampling pair is needed to fully sample the input signal in even clock cycles. The pre-charging circuit includes a current mirror, a current source and a transistor that couples the current source to the current mirror during odd clock cycles. A shunt peaked amplifier with excess peaking boosts the high-frequency content of a differential input signal relative to its low-frequency content. Capacitors cross-couple the gates and drains of the differential sampling pair.Type: GrantFiled: October 8, 2010Date of Patent: April 15, 2014Assignee: Broadcom CorporationInventor: Bharath Raghavan
-
Publication number: 20140079169Abstract: A programmable frequency receiver includes a slicer for receiving data at a first frequency, a de-multiplexer for de-multiplexing the data at a second frequency, a programmable clock generator for generating a clock at the first frequency, and first and second resonant clock amplifiers for amplifying clock signals at the first and second frequencies. The resonant clock amplifiers include an inductor having a low Q value, allowing them to amplify clock signals over the programmable frequency range of the receiver. The second resonant clock amplifier includes digitally tunable delay elements to delay and center the amplified clock signal of the second frequency in the data window at the interface between the slicer and the de-multiplexer. The delay elements can be capacitors. A calibration circuit adjusts capacitive elements within a master clock generator to generate a master clock at the first frequency.Type: ApplicationFiled: November 14, 2013Publication date: March 20, 2014Applicant: BROADCOM CORPORATIONInventors: Bharath RAGHAVAN, Jun CAO, Afshin MOMTAZ
-
Patent number: 8618964Abstract: According to one general aspect, a distributed threshold adjuster (DTA) may be interspersed between stages of a multistage amplifier to adjust the DC voltage of an input signal. The DTA may include an input signal terminal configured to receive the input signal. The DTA may also include a plurality of current sources configured to produce an adjustment current signal whose amperage is configured to be increased or decreased by fixed steps in order to adjust the DC voltage of the input signal. The DTA may include a control unit configured to selectively turn on or off the individual current sources of the plurality of current sources to select the amperage of the adjustment current signal. The DTA may further include an output terminal configured to produce an output signal, comprising a combination of the input signal and the adjustment current signal, to a stage of a multistage amplifier.Type: GrantFiled: August 11, 2011Date of Patent: December 31, 2013Assignee: Broadcom CorporationInventors: Afshin Momtaz, Namik Kocaman, Bharath Raghavan
-
Patent number: 8611379Abstract: A programmable frequency receiver includes a slicer for receiving data at a first frequency, a de-multiplexer for de-multiplexing the data at a second frequency, a programmable clock generator for generating a clock at the first frequency, and first and second resonant clock amplifiers for amplifying clock signals at the first and second frequencies. The resonant clock amplifiers include an inductor having a low Q value, allowing them to amplify clock signals over the programmable frequency range of the receiver. The second resonant clock amplifier includes digitally tunable delay elements to delay and center the amplified clock signal of the second frequency in the data window at the interface between the slicer and the de-multiplexer. The delay elements can be capacitors. A calibration circuit adjusts capacitive elements within a master clock generator to generate a master clock at the first frequency.Type: GrantFiled: April 26, 2011Date of Patent: December 17, 2013Assignee: Broadcom CorporationInventors: Bharath Raghavan, Jun Cao, Afshin Momtaz
-
Patent number: 8457190Abstract: Embodiments of a summer block for a Decision Feedback Equalizer are provided herein. The summer block is configured to offset a combination of a Feed Forward Equalized (FFE) data signal and a Feedback Equalized (FBE) data signal by a dc amount: The dc amount is based on at least a weight of a tap previously implemented with an FBE of the DFE. The summer block can be further configured to offset the combination of the FFE data signal and the FBE data signal based on a dc offset value necessary to compensate for asymmetries in the data eye of data received by the FFE over a channel and a dc offset value necessary to compensate for mismatches present in the circuits of the DFE.Type: GrantFiled: September 9, 2010Date of Patent: June 4, 2013Assignee: Broadcom CorporationInventors: Bharath Raghavan, Afshin Momtaz, Jun Cao
-
Publication number: 20120044958Abstract: A programmable frequency receiver includes a slicer for receiving data at a first frequency, a de-multiplexer for de-multiplexing the data at a second frequency, a programmable clock generator for generating a clock at the first frequency, and first and second resonant clock amplifiers for amplifying clock signals at the first and second frequencies. The resonant clock amplifiers include an inductor having a low Q value, allowing them to amplify clock signals over the programmable frequency range of the receiver. The second resonant clock amplifier includes digitally tunable delay elements to delay and center the amplified clock signal of the second frequency in the data window at the interface between the slicer and the de-multiplexer. The delay elements can be capacitors. A calibration circuit adjusts capacitive elements within a master clock generator to generate a master clock at the first frequency.Type: ApplicationFiled: April 26, 2011Publication date: February 23, 2012Applicant: Broadcom CorporationInventors: Bharath Raghavan, Jun Cao, Afshin Momtaz
-
Publication number: 20120038390Abstract: Improved master latch for high-speed slicer providing enhanced input signal sensitivity. A pre-charging circuit injects charge into the sources of the differential pair of a latch that samples the input signal during odd clock cycles. This reduces the gate-to-source voltage of the sampling pair, making them less sensitive to data bits latched by a second parallel master latch in odd clock cycles. The injected charge dissipates before the sampling pair is needed to fully sample the input signal in even clock cycles. The pre-charging circuit includes a current mirror, a current source and a transistor that couples the current source to the current mirror during odd clock cycles. A shunt peaked amplifier with excess peaking boosts the high-frequency content of a differential input signal relative to its low-frequency content. Capacitors cross-couple the gates and drains of the differential sampling pair.Type: ApplicationFiled: October 8, 2010Publication date: February 16, 2012Applicant: BROADCOM CORPORATIONInventor: Bharath Raghavan
-
Publication number: 20120027074Abstract: Embodiments of a summer block for a Decision Feedback Equalizer are provided herein. The summer block is configured to offset a combination of a Feed Forward Equalized (FFE) data signal and a Feedback Equalized (FBE) data signal by a dc amount. The dc amount is based on at least a weight of a tap previously implemented with an FBE of the DFE. The summer block can be further configured to offset the combination of the FFE data signal and the FBE data signal based on a dc offset value necessary to compensate for asymmetries in the data eye of data received by the FFE over a channel and a dc offset value necessary to compensate for mismatches present in the circuits of the DFE.Type: ApplicationFiled: September 9, 2010Publication date: February 2, 2012Applicant: Broadcom CorporationInventors: Bharath RAGHAVAN, Afshin Momtaz, Jun Cao
-
Patent number: 8077060Abstract: According to one general aspect, an apparatus may include a terminal configured to receive an analog input signal. In various embodiments, the apparatus may also include a multistage amplifier configured to amplify the analog input signal by an amount of gain. In some embodiments, the apparatus may include a distributed threshold adjuster interspersed between the stages of the multistage amplifier configured to adjust the DC voltage of the analog input signal to facilitate a decision by an analog-to-digital converter (ADC). In one embodiment, the apparatus may include the ADC configured to convert the amplified analog input signal to a digital output signal.Type: GrantFiled: October 20, 2009Date of Patent: December 13, 2011Assignee: Broadcom CorporationInventors: Afshin Momtaz, Namik K. Kocaman, Bharath Raghavan
-
Publication number: 20110291757Abstract: According to one general aspect, a distributed threshold adjuster (DTA) may be interspersed between stages of a multistage amplifier to adjust the DC voltage of an input signal. The DTA may include an input signal terminal configured to receive the input signal. The DTA may also include a plurality of current sources configured to produce an adjustment current signal whose amperage is configured to be increased or decreased by fixed steps in order to adjust the DC voltage of the input signal. The DTA may include a control unit configured to selectively turn on or off the individual current sources of the plurality of current sources to select the amperage of the adjustment current signal. The DTA may further include an output terminal configured to produce an output signal, comprising a combination of the input signal and the adjustment current signal, to a stage of a multistage amplifier.Type: ApplicationFiled: August 11, 2011Publication date: December 1, 2011Applicant: BROADCOM CORPRATIONInventors: Afshin Momtaz, Namik Kocaman, Bharath Raghavan
-
Patent number: 7952397Abstract: According to one general aspect, an output driver configured to drive output signals from a core device may include a voltage convertor, an output stage, and a biasing unit. In various embodiments, the output driver is configured to operate in either a core device voltage mode or a high voltage mode. In some embodiments, the voltage convertor may be configured to receive a pair of differential input signals from a core device, wherein a maximum voltage of the input signals is equivalent to a core device voltage, and convert the input signals to a pair of intermediate input signals. In one embodiment, when in high voltage mode, the maximum voltage of the intermediate input signals may be equivalent to a high voltage that is higher than the core device voltage.Type: GrantFiled: February 11, 2009Date of Patent: May 31, 2011Assignee: Broadcom CorporationInventor: Bharath Raghavan
-
Publication number: 20100271120Abstract: According to one general aspect, an apparatus may include a terminal configured to receive an analog input signal. In various embodiments, the apparatus may also include a multistage amplifier configured to amplify the analog input signal by an amount of gain. In some embodiments, the apparatus may include a distributed threshold adjuster interspersed between the stages of the multistage amplifier configured to adjust the DC voltage of the analog input signal to facilitate a decision by an analog-to-digital converter (ADC). In one embodiment, the apparatus may include the ADC configured to convert the amplified analog input signal to a digital output signal.Type: ApplicationFiled: October 20, 2009Publication date: October 28, 2010Applicant: Broadcom CorporationInventors: Afshin Momtaz, Namik Kocaman, Bharath Raghavan
-
Publication number: 20100201340Abstract: According to one general aspect, an output driver configured to drive output signals from a core device may include a voltage convertor, an output stage, and a biasing unit. In various embodiments, the output driver is configured to operate in either a core device voltage mode or a high voltage mode. In some embodiments, the voltage convertor may be configured to receive a pair of differential input signals from a core device, wherein a maximum voltage of the input signals is equivalent to a core device voltage, and convert the input signals to a pair of intermediate input signals. In one embodiment, when in high voltage mode, the maximum voltage of the intermediate input signals may be equivalent to a high voltage that is higher than the core device voltage.Type: ApplicationFiled: February 11, 2009Publication date: August 12, 2010Applicant: Broadcom CorporationInventor: Bharath Raghavan