Patents by Inventor Bi-Chong Wang
Bi-Chong Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9971642Abstract: A system and method for recovering from a configuration error are disclosed. A Basic Input Output System (BIOS) configures a memory associated with a node of an information handling system and enables a progress monitoring process during configuration of the memory. The memory is disabled if the BIOS determines that a configuration error occurred and a memory reference code associated with the memory is modified in order to prevent a reset of the information handling system.Type: GrantFiled: April 29, 2016Date of Patent: May 15, 2018Assignee: Dell Products L.P.Inventor: Bi-Chong Wang
-
Publication number: 20160246668Abstract: A system and method for recovering from a configuration error are disclosed. A Basic Input Output System (BIOS) configures a memory associated with a node of an information handling system and enables a progress monitoring process during configuration of the memory. The memory is disabled if the BIOS determines that a configuration error occurred and a memory reference code associated with the memory is modified in order to prevent a reset of the information handling system.Type: ApplicationFiled: April 29, 2016Publication date: August 25, 2016Inventor: Bi-Chong Wang, III
-
Patent number: 9354978Abstract: A system and method for recovering from a configuration error are disclosed. A Basic Input Output System (BIOS) configures a memory associated with a node of an information handling system and enables a progress monitoring process during configuration of the memory. The memory is disabled if the BIOS determines that a configuration error occurred and a memory reference code associated with the memory is modified in order to prevent a reset of the information handling system.Type: GrantFiled: June 20, 2014Date of Patent: May 31, 2016Assignee: Dell Products L.P.Inventor: Bi-Chong Wang
-
Patent number: 9183152Abstract: Before initializing a memory of an information handling system, a method includes loading an image of a video option ROM code for a graphics interface device to a cache associated with a processor of the information handling system, and executing the video option ROM code to initialize the graphics interface device. The method also includes executing a memory reference code to initialize the memory, and while executing the memory reference code, providing status information from the graphics interface device.Type: GrantFiled: September 22, 2014Date of Patent: November 10, 2015Assignee: Dell Products, LLPInventors: Bi-Chong Wang, Austin P. Bolen, Madhusudhan Rangarajan
-
Publication number: 20150009225Abstract: Before initializing a memory of an information handling system, a method includes loading an image of a video option ROM code for a graphics interface device to a cache associated with a processor of the information handling system, and executing the video option ROM code to initialize the graphics interface device. The method also includes executing a. memory reference code to initialize the memory, and while executing the memory reference code, providing status information from the graphics interface device.Type: ApplicationFiled: September 22, 2014Publication date: January 8, 2015Inventors: Bi-Chong Wang, Austin P. Bolen, Madhusudhan Rangarajan
-
Publication number: 20140304546Abstract: A system and method for recovering from a configuration error are disclosed. A Basic Input Output System (BIOS) configures a memory associated with a node of an information handling system and enables a progress monitoring process during configuration of the memory. The memory is disabled if the BIOS determines that a configuration error occurred and a memory reference code associated with the memory is modified in order to prevent a reset of the information handling system.Type: ApplicationFiled: June 20, 2014Publication date: October 9, 2014Inventor: Bi-Chong Wang
-
Patent number: 8847967Abstract: Before initializing a memory of an information handling system, a method includes loading an image of a video option ROM code for a graphics interface device to a cache associated with a processor of the information handling system, and executing the video option ROM code to initialize the graphics interface device. The method also includes executing a memory reference code to initialize the memory, and while executing the memory reference code, providing status information from the graphics interface device.Type: GrantFiled: November 8, 2010Date of Patent: September 30, 2014Assignee: Dell Products, LPInventors: Bi-Chong Wang, Austin P. Bolen, Madhusudhan Rangarajan
-
Patent number: 8788883Abstract: A system and method for recovering from a configuration error are disclosed. A Basic Input Output System (BIOS) configures a memory associated with a node of an information handling system and enables a progress monitoring process during configuration of the memory. The memory is disabled if the BIOS determines that a configuration error occurred and a memory reference code associated with the memory is modified in order to prevent a reset of the information handling system.Type: GrantFiled: December 16, 2010Date of Patent: July 22, 2014Assignee: Dell Products L.P.Inventor: Bi-Chong Wang
-
Publication number: 20120159238Abstract: A system and method for recovering from a configuration error are disclosed. A Basic Input Output System (BIOS) configures a memory associated with a node of an information handling system and enables a progress monitoring process during configuration of the memory. The memory is disabled if the BIOS determines that a configuration error occurred and a memory reference code associated with the memory is modified in order to prevent a reset of the information handling system.Type: ApplicationFiled: December 16, 2010Publication date: June 21, 2012Applicant: DELL PRODUCTS L.P.Inventor: Bi-Chong Wang
-
Publication number: 20120117302Abstract: Before initializing a memory of an information handling system, a method includes loading an image of a video option ROM code for a graphics interface device to a cache associated with a processor of the information handling system, and executing the video option ROM code to initialize the graphics interface device. The method also includes executing a memory reference code to initialize the memory, and while executing the memory reference code, providing status information from the graphics interface device.Type: ApplicationFiled: November 8, 2010Publication date: May 10, 2012Applicant: DELL PRODUCTS, LPInventors: Bi-Chong Wang, Austin P. Bolen, Madhusudhan Rangarajan
-
Patent number: 8122176Abstract: In accordance with certain embodiments of the present disclosure, an information handling system is provided. The information handling system may include a plurality of processors, each processor comprising multiple cores, a memory system coupled to the plurality of processors, and a controller coupled to the plurality of processors. The controller may be configured to: receive a local system management interrupt (SMI) signal regarding an error associated with at least one of the multiple cores, determine that the received local SMI signal triggers a global SMI based on a global SMI trigger rule, cause the plurality of processors to enter a global system management mode (SMM), and log the error in a shared resource shared by the plurality of processors during the global SMM.Type: GrantFiled: January 29, 2009Date of Patent: February 21, 2012Assignee: Dell Products L.P.Inventors: Bi-Chong Wang, Vijay Nijhawan, Madhusudhan Rangarajan
-
Patent number: 8122208Abstract: Systems and methods for reducing problems and disadvantages associated with physically asymmetrical memory structures are disclosed. A method for configuring memories in an information handling system having a plurality of memories, each memory local to one of a plurality of nodes, and wherein at least one memory of the plurality of memories has a different memory capacity than at least one other memory of the plurality of memories is provided. The method may include determining a smallest memory capacity of the plurality of memories. The method may also include allocating a node-interleaved memory using a portion of each memory equal to the smallest memory capacity. For each particular memory not fully allocated to the node-interleaved memory, each portion of each particular memory not allocated to the node-interleaved memory may be associated with a node local to the particular memory.Type: GrantFiled: March 25, 2009Date of Patent: February 21, 2012Assignee: Dell Products L.P.Inventors: Bi-Chong Wang, Vijay Nijhawan, Robert Volentine
-
Patent number: 8078858Abstract: A test mode initialization system includes beginning a power-on self-test (POST) wherein the POST may be performed to determine whether a system under test is in a quick test mode, and in response to being in the quick test mode, initialize only a portion of all memory in the system under test and initialize only a portion of a plurality of central processor unit (CPU) cores.Type: GrantFiled: July 24, 2008Date of Patent: December 13, 2011Assignee: Dell Products L.P.Inventors: Dirie Herzi, Madhusudhan Rangarajan, Bi-Chong Wang
-
Patent number: 8069344Abstract: Monitoring of boot progress for a multiprocessor information handling system is performed with a test module running on a CPLD. RAM integrated in the CPLD stores boot progress information passed through an I/O buffer located between the processors and the firmware that boots the processors. Downloading of the boot progress from the RAM to an external device, such as through a serial port, provides a processor trace that is analysis and debugging of the firmware by recording processor operations through the boot progress.Type: GrantFiled: September 14, 2007Date of Patent: November 29, 2011Assignee: Dell Products L.P.Inventors: Jinsaku Masuyama, Bi-Chong Wang
-
Patent number: 7921266Abstract: A system and method of accessing memory within an information handling system are disclosed. In one form, a method of accessing memory can include detecting a first operating value of a first memory access node accessible to a first processor, and initiating operation of the first memory access node to a first data rate value. The method can also include initiating operation of a second memory access node to a second data rate value. In one form, the second data rate value can be different from the first data rate value. The method can also include enabling a first application access to either the first memory access node or the second memory access node via an operating system enabled by the processor.Type: GrantFiled: January 29, 2008Date of Patent: April 5, 2011Assignee: Dell Products, LPInventors: Madhusudhan Rangarajan, Bi-Chong Wang
-
Publication number: 20100250876Abstract: Systems and methods for reducing problems and disadvantages associated with physically asymmetrical memory structures are disclosed. A method for configuring memories in an information handling system having a plurality of memories, each memory local to one of a plurality of nodes, and wherein at least one memory of the plurality of memories has a different memory capacity than at least one other memory of the plurality of memories is provided. The method may include determining a smallest memory capacity of the plurality of memories. The method may also include allocating a node-interleaved memory using a portion of each memory equal to the smallest memory capacity. For each particular memory not fully allocated to the node-interleaved memory, each portion of each particular memory not allocated to the node-interleaved memory may be associated with a node local to the particular memory.Type: ApplicationFiled: March 25, 2009Publication date: September 30, 2010Applicant: DELL PRODUCTS L.P.Inventors: Bi-Chong Wang, Vijay Nijhawan, Robert Volentine
-
Publication number: 20100192029Abstract: In accordance with certain embodiments of the present disclosure, an information handling system is provided. The information handling system may include a plurality of processors, each processor comprising multiple cores, a memory system coupled to the plurality of processors, and a controller coupled to the plurality of processors. The controller may be configured to: receive a local system management interrupt (SMI) signal regarding an error associated with at least one of the multiple cores, determine that the received local SMI signal triggers a global SMI based on a global SMI trigger rule, cause the plurality of processors to enter a global system management mode (SMM), and log the error in a shared resource shared by the plurality of processors during the global SMM.Type: ApplicationFiled: January 29, 2009Publication date: July 29, 2010Applicant: DELL PRODUCTS L.P.Inventors: Bi-Chong Wang, Vijay Nijhawan, Madhusudhan Rangarajan
-
Patent number: 7734905Abstract: System and methods for preventing an operating-system scheduler in a computer system from crashing as a result of an uncleared periodic interrupt are disclosed. A periodic interrupt is generated using a real-time clock (RTC) residing on a chipset. A flag indicating a periodic interrupt is entered into a status register associated with the RTC in firmware residing on the CMOS chip, if the status register indicates no periodic interrupt has been pending. An interrupt handler associated with the RTC attempts to handle the periodic interrupt, if pending. If the periodic interrupt is pending after a preset interval of time elapses, a basic-input-output system (BIOS) residing on a memory unit coupled to the chipset generates a system-management interrupt (SMI). If the periodic interrupt is pending after the preset interval of time elapses, a firmware SMI handler residing on the memory unit clears the pending periodic interrupts from the status register.Type: GrantFiled: April 17, 2006Date of Patent: June 8, 2010Assignee: Dell Products L.P.Inventors: Bi-Chong Wang, Wuxian Wu
-
Patent number: 7721034Abstract: A system and method is disclosed for managing system management interrupts in a multiprocessor system. The system described herein includes multiple processors, each of which may be directly coupled to memory. A primary processor will recognize the initiation of a system management interrupt. The primary processor will write a reason code to a storage location and set a watchdog timer, the expiration of which causes all of the processors of the system to enter a system management mode. After all of the processors have entered system management mode, it is determined if the reason code of the storage location corresponds to certain software-based system management interrupts. If so, the system management interrupt is handled by the local processors. Following the handling of the system management interrupt by the local processor, a signal is sent to each of the other processors to cause the processors to exit system management mode.Type: GrantFiled: September 29, 2006Date of Patent: May 18, 2010Assignee: Dell Products L.P.Inventors: Bi-Chong Wang, Vijay Nijhawan, Madhusudhan Rangarajan, Wuxian Wu
-
Publication number: 20100023737Abstract: A test mode initialization system includes beginning a power-on self-test (POST) wherein the POST may be performed by determining whether a system under test is in a quick test mode, and in response to being in the quick test mode, initialize only a portion of all memory in the system under test and initialize only a portion of a plurality of central processor unit (CPU) cores.Type: ApplicationFiled: July 24, 2008Publication date: January 28, 2010Applicant: DELL PRODUCTS L.P.Inventors: Dirie Herzi, Madhusudhan Rangarajan, Bi-Chong Wang