Patents by Inventor Bidyut Parruck
Bidyut Parruck has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7002978Abstract: A computer-implemented method for scheduling cells output on an output path of a data switch. The data switch is configured for switching the cells from a plurality of input paths to the output path. The method includes providing a plurality of queues, each queue of the plurality of queues having an assigned weight, respective ones of the plurality of input paths being coupled to respective ones of the plurality of queues. The method further includes providing a plurality of queues of queues. The plurality of queues being coupled to the plurality of queues of queues with queues of the plurality of queues having a similar weight being coupled a same queue of queues of the plurality of queues of queues. There is further included providing a scheduler, the plurality of queues of queues being input into the scheduler, the scheduler being coupled to the output path.Type: GrantFiled: February 9, 2001Date of Patent: February 21, 2006Assignees: Conexant Systems, Inc., Raza Microelectronics, Inc.Inventors: Bidyut Parruck, Chetan V. Sanghvi, Vinay Kumar Bhasin, Makarand Dharmapurikar, Uday Govind Joshi
-
Patent number: 6965603Abstract: An architecture for transmitting both ATM cells and data packets via a single optical fiber and for receiving ATM cells and data packets via a single optical fiber. The architecture includes both a transmission convergence device (TCD) circuit and a segmentation-and-reassembly (SAR) circuit and is implemented as integrated circuits, preferably as part of a router to eliminate the need for a SONET multiplexer.Type: GrantFiled: March 20, 2000Date of Patent: November 15, 2005Assignee: Cortina Systems, Inc.Inventors: Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan
-
Publication number: 20040228346Abstract: An integrated ATM/packet segmentation-and-reassembly engine for handling both packet and ATM input data and outputting packets containing information from both the packet and ATM input data. The integrated ATM/packet segmentation-and-reassembly engine is also configured for receiving packets containing information destined for transmission as ATM cells and information destined for transmission as packets, perform the segregation function and segmentation function on the information destined for transmission as ATM cells in order to output both ATM cells and packets. Architecture includes the ability to output both ATM cells and packets on a single optical fiber.Type: ApplicationFiled: June 15, 2004Publication date: November 18, 2004Inventors: Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan
-
Publication number: 20040228355Abstract: A method for dynamically allocating bandwidth among ATM cells and packets scheduled for output from an aggregation multiplexer of a transport-layer device configured to multiplex both ATM cells and packets onto the same channel of an optical fiber. The method includes local control and relative priority lookup of incoming ATM cells and packets to support output decision. When compared to currently employed methods, the required level of coordination with the receiving circuit for dynamic bandwidth allocation is substantially lower, thereby reducing operational complexity for network operators and latency for critical data when reallocating bandwidth.Type: ApplicationFiled: June 15, 2004Publication date: November 18, 2004Applicant: Azanda Network Devices, Inc.Inventors: Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan
-
Patent number: 6810039Abstract: A processor-based architecture having a processor for facilitating transmission between an ATM port, a first packet port, and a second packet port. The processor-based architecture includes random access memory and a processor coupled to the random access memory and configured to receive ATM cells from the ATM port and first packets from the first packet port and for outputting second packets containing information from both the ATM cells and the first packets on the second packet port. The processor-based architecture includes segmentation-and-reassembly to facilitate bi-directional packet-to-ATM translation functionality. In one embodiment, the processor-based architecture is implemented on a single card and includes dynamic traffic management between ATM and packet traffic.Type: GrantFiled: March 30, 2000Date of Patent: October 26, 2004Assignee: Azanda Network Devices, Inc.Inventors: Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan
-
Patent number: 6751224Abstract: An integrated ATM/packet segmentation-and-reassembly engine for handling both packet and ATM input data and outputting packets containing information from both the packet and ATM input data. The integrated ATM/packet segmentation-and-reassembly engine is also configured for receiving packets containing information destined for transmission as ATM cells and information destined for transmission as packets, perform the segregation function and segmentation function on the information destined for transmission as ATM cells in order to output both ATM cells and packets. Architecture includes the ability to output both ATM cells and packets on a single optical fiber.Type: GrantFiled: March 30, 2000Date of Patent: June 15, 2004Assignee: Azanda Network Devices, Inc.Inventors: Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan
-
Patent number: 6751214Abstract: A method for dynamically allocating bandwidth among ATM cells and packets scheduled for output from an aggregation multiplexer of a transport-layer device configured to multiplex both ATM cells and packets onto the same channel of an optical fiber. The method includes local control and relative priority lookup of incoming ATM cells and packets to support output decision. When compared to currently employed methods, the required level of coordination with the receiving circuit for dynamic bandwidth allocation is substantially lower, thereby reducing operational complexity for network operators and latency for critical data when reallocating bandwidth.Type: GrantFiled: March 30, 2000Date of Patent: June 15, 2004Assignee: Azanda Network Devices, Inc.Inventors: Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan
-
Publication number: 20040062261Abstract: A multi-service segmentation and reassembly (MS-SAR) integrated circuit is disposed on a line card in a router or switch. The MS-SAR can operate in an ingress mode so that it receives packet and/or cell format data and forwards that data to either a packet-based or a cell-based switch fabric. The MS-SAR can also operate in an egress mode so that it receives data from either a packet-based or a cell-based switch fabric and outputs that data in packet and/or cell format. The MS-SAR has a data path through which many flows of different traffic types are processed simultaneously. Control path circuitry includes a port calendar, a scheduler and an advanced multi-timing wheel shaper. The MS-SAR can be programmed such individual flows are shaped, or scheduled, or both.Type: ApplicationFiled: September 25, 2003Publication date: April 1, 2004Inventors: Rami Zecharia, Bidyut Parruck, Chunalur Ramakrishnan
-
Publication number: 20020031127Abstract: Improved methods and apparatus to facilitate switching Asynchronous Transfer Mode (ATM) cells through an ATM switching circuit are disclosed. The improved methods and apparatus facilitate the implementation of per virtual connection buffering, per virtual connection arbitration of ATM cells, and/or per virtual connection back-pressuring to improve switching efficiency and/or reduce the complexity and/or costs of the ATM switching circuit.Type: ApplicationFiled: May 26, 2000Publication date: March 14, 2002Inventors: Bidyut Parruck, Chetan V. Sanghvi, Vinay Kumar Bhasin, Makarand Dharmapurikar, Uday Govind Joshi
-
Patent number: 6349098Abstract: An improved method and apparatus for automatically forming a virtual circuit in an ATM switch is disclosed. In one aspect of the invention, the virtual circuit may be used to transport an ATM data cell included in an associated communication session. The disclosed method includes the following operative steps. First, a configuration cell is created. Next the virtual circuit is formed by passing the configuration cell to a destination node by way of at least one connective node. The configuration cell updates and validates an associated connection table capable of defining a virtual link. The virtual link being part of the virtual circuit.Type: GrantFiled: April 17, 1998Date of Patent: February 19, 2002Assignee: PaxoNet Communications, Inc.Inventors: Bidyut Parruck, Makarand Dharmapurikar, Uday Govind Joshi
-
Publication number: 20010009552Abstract: A computer-implemented method for scheduling cells output on an output path of a data switch. The data switch is configured for switching the cells from a plurality of input paths to the output path. The method includes providing a plurality of queues, each queue of the plurality of queues having an assigned weight, respective ones of the plurality of input paths being coupled to respective ones of the plurality of queues. The method further includes providing a plurality of queues of queues. The plurality of queues being coupled to the plurality of queues of queues with queues of the plurality of queues having a similar weight being coupled a same queue of queues of the plurality of queues of queues. There is further included providing a scheduler, the plurality of queues of queues being input into the scheduler, the scheduler being coupled to the output path.Type: ApplicationFiled: February 9, 2001Publication date: July 26, 2001Applicant: CoreE1 Microsystems, Inc.Inventors: Bidyut Parruck, Chetan V. Sanghvi, Vinay Kumar Bhasin, Makarand Dharmapurikar, Uday Govind Joshi
-
Publication number: 20010001608Abstract: The invention relates, in one embodiment, a computer-implemented method for shaping the output of cells on an output path of a data transmitting device. The data transmitting device is configured for switching the cells from a plurality of input paths to the output path to a network. In one embodiment the method includes sorting a plurality of queues, each queue including a plurality of cells associated with a communication device. The plurality of queues are arranged according to a weight and a data rate associated with each plurality of cells resulting in a plurality of sorted queues of queues. An aggregate output of cells from each sorted queue of queues is regulated based upon the data rates of the queues of the each sorted queue of queues. And, the output of the aggregate output of cells from each sorted queue of queues is regulated based upon the weights of the each sorted queue of queues, such that the scheduled output is coupled to the output path.Type: ApplicationFiled: January 2, 2001Publication date: May 24, 2001Inventors: Bidyut Parruck, Pramod B. Phadke, Sachin N. Pradhan, Akash Bansal, Kishalay Haldar
-
Patent number: 6229812Abstract: A computer-implemented method for scheduling cells output on an output path of a data switch. The data switch is configured for switching the cells from a plurality of input paths to the output path. The method includes providing a plurality of queues, each queue of the plurality of queues having an assigned weight, respective ones of the plurality of input paths being coupled to respective ones of the plurality of queues. The method further includes providing a plurality of queues of queues. The plurality of queues being coupled to the plurality of queues of queues with queues of the plurality of queues having a similar weight being coupled a same queue of queues of the plurality of queues of queues. There is further included providing a scheduler, the plurality of queues of queues being input into the scheduler, the scheduler being coupled to the output path.Type: GrantFiled: June 11, 1997Date of Patent: May 8, 2001Assignee: Paxonet Communications, Inc.Inventors: Bidyut Parruck, Chetan V. Sanghvi, Vinay Kumar Bhasin, Makarand Dharmapurikar, Uday Govind Joshi
-
Patent number: 6198723Abstract: The invention relates, in one embodiment, a computer-implemented method for shaping the output of cells on an output path of a data transmitting device. The data transmitting device is configured for switching the cells from a plurality of input paths to the output path to a network. In one embodiment the method includes sorting a plurality of queues, each queue including a plurality of cells associated with a communication device. The plurality of queues are arranged according to a weight and a data rate associated with each plurality of cells resulting in a plurality of sorted queues of queues. An aggregate output of cells from each sorted queue of queues is regulated based upon the data rates of the queues of the each sorted queue of queues. And, the output of the aggregate output of cells from each sorted queue of queues is regulated based upon the weights of the each sorted queue of queues, such that the scheduled output is coupled to the output path.Type: GrantFiled: April 14, 1998Date of Patent: March 6, 2001Assignee: Paxonet Communications, Inc.Inventors: Bidyut Parruck, Pramod B. Phadke, Sachin N. Pradhan, Akash Bansal, Kishalay Haldar
-
Patent number: 6069893Abstract: Improved methods and apparatus to facilitate switching Asynchronous Transfer Mode (ATM) cells through an ATM switching circuit are disclosed. The improved methods and apparatus facilitate the implementation of per virtual connection buffering, per virtual connection arbitration of ATM cells, and/or per virtual connection back-pressuring to improve switching efficiency and/or reduce the complexity and/or costs of the ATM switching circuit.Type: GrantFiled: October 28, 1997Date of Patent: May 30, 2000Assignee: CoreEl MicroSystemsInventors: Bidyut Parruck, Chetan V. Sanghvi, Vinay Kumar Bhasin, Makarand Dharmapurikar, Uday Govind Joshi
-
Patent number: 5870441Abstract: A clocking mechanism with improved fault tolerance for synchronizing a distributed processing system includes a plurality of distributed clock sources. Each clock source may operate as a master clock for synchronizing the operations of the entire system or as a slave to an external clock while remaining available, in a backup capacity, to operate as a master clock in the event of a failure in the previous master clock. A clock selection mechanism is provided in each distributed switch element for selecting the best clock available to each switch element for synchronization. A failure recovery mechanism is provided with fast and automatic recovery in the event of a failure in a master clock. A data extraction mechanism is also provided capable of sampling a bit stream that is not phase-aligned, even in the presence of timing jitter and pulse width distortion, and having provisions for detecting a bit slip.Type: GrantFiled: August 25, 1997Date of Patent: February 9, 1999Assignee: IPC Information Systems, Inc.Inventors: John M. Cotton, Nicholas Necula, Bidyut Parruck, Fryderyk Tyra, Alex T. Wissink, Enrique Abreu
-
Patent number: 5577075Abstract: A clocking mechanism with improved fault tolerance for synchronizing a distributed processing system includes a plurality of distributed clock sources. Each clock source may operate as a master clock for synchronizing the operations of the entire system or as a slave to an external clock while remaining available, in a backup capacity, to operate as a master clock in the event of a failure in the previous master clock. A clock selection mechanism is provided in each distributed switch element for selecting the best clock available to each switch element for synchronization. A failure recovery mechanism is provided with fast and automatic recovery in the event of a failure in a master clock. A data extraction mechanism is also provided capable of sampling a bit stream that is not phase-aligned, even in the presence of timing jitter and pulse width distortion, and having provisions for detecting a bit slip.Type: GrantFiled: September 26, 1991Date of Patent: November 19, 1996Assignee: IPC Information Systems, Inc.Inventors: John M. Cotton, Nicholas Necula, Bidyut Parruck, Fryderyk Tyra, Alex T. Wissink, Enrique Abreu
-
Patent number: 5331641Abstract: Apparatus and methods for retiming an STS-3 type signal are provided. The SPE of an incoming STS-3 type signal is demultiplexed into three STS-1 payloads and fed to three FIFOs, and a byte which is synchronous with the TOH is tracked through the three FIFOs to provide an indication of the FIFO depth. A frame count is also kept to track the number of frames since a last pointer movement. Stuffs or destuffs are generated based on the FIFO depth as well as based on the frame count, with a stuff or destuff generated as quickly as four frames from a previous pointer movement if the FIFO is close to full or close to empty, and less quickly (e.g., at thirty-two frames from a previous pointer movement) if the FIFO is only starting to empty or to fill. Where the STS-3 type signal is a STS-3C signal, the decision on whether to stuff or destuff is made with reference to all three depth measurement circuits as all the STS-1 payloads must be stuffed or destuffed together.Type: GrantFiled: March 9, 1992Date of Patent: July 19, 1994Assignee: TranSwitch Corp.Inventors: Bidyut Parruck, Robert W. Hamlin, Jr.
-
Patent number: 5265096Abstract: Methods and apparatus for quickly generating and transmitting SONET AIS signals are disclosed. Upon detecting a failure condition at the receiving side of a SONET terminating equipment, the SONET terminating equipment inserts an internal alarm control signal (e.g. a byte of all ones) into at least one predetermined transport overhead timeslot (e.g. E1). On the transmitting side, the transmitting SONET terminating equipment monitors the predetermined timeslot(s) and detects whether an indication of the internal alarm control signal has been received. If so, the transmitting SONET terminating equipment inserts an appropriate alarm in predetermined overhead and data timeslots of the outgoing SONET frame signal as specified by proposed AIS standards.Type: GrantFiled: July 3, 1991Date of Patent: November 23, 1993Assignee: TranSwitch CorporationInventor: Bidyut Parruck
-
Patent number: 5257261Abstract: Apparatus and methods for concatenating a plurality of lower level SONET signals into higher level SONET signals are provided. In generating a higher level SONET signal (e.g., STS-12C) using a plurality of lower level SONET signal processing apparatus (e.g., STS-3 type terminators), the J1 bytes of each lower level signal are tracked through the FIFOs of the apparatus to provide J1 byte control signals, and a logic circuit is provided having phase 3 of the outgoing STS-3 clock, and the J1 byte control signals from all the STS channels of the higher level signal as inputs. The J1 byte control signals from all the channels are combined as a J1ANDcomposite by utilizing a single bus which is coupled to each of the apparatus. The logic circuit inhibits a read of a J1 byte from any particular FIFO unless the J1ANDcomposite signal is high at phase 3 of the clock.Type: GrantFiled: May 1, 1992Date of Patent: October 26, 1993Assignee: TranSwitch CorporationInventors: Bidyut Parruck, Robert W. Hamlin, Jr.