Patents by Inventor Bikram Garg
Bikram Garg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10089432Abstract: When a designer designates one or more errors identified in layout design data as false errors, waiver geometric elements corresponding to the designated false errors are created and added to the design. The waiver geometric element may be associated with a verification rule that generated its corresponding false error. When the design is subsequently analyzed using those verification rules in another verification rule check process, the waiver geometric elements are examined, and used to mask those errors associated with a waiver geometric element that would otherwise be displayed to the designer. A designer may also designate a waiver region based on pattern matching, cell names or layout markers in which layout region one or more verification rules may be inapplicable. A waiver region identification item for the waiver region may be associated with a waiver geometric element and the one or more verification rules.Type: GrantFiled: November 23, 2011Date of Patent: October 2, 2018Assignee: Mentor Graphics CorporationInventors: John G. Ferguson, Jonathan J. Muirhead, Bikram Garg
-
Publication number: 20180260511Abstract: When a designer designates one or more errors identified in layout design data as false errors, waiver geometric elements corresponding to the designated false errors are created and added to the design. The waiver geometric element may be associated with a verification rule that generated its corresponding false error. When the design is subsequently analyzed using those verification rules in another verification rule check process, the waiver geometric elements are examined, and used to mask those errors associated with a waiver geometric element that would otherwise be displayed to the designer. A designer may also designate a waiver region based on pattern matching, cell names or layout markers in which layout region one or more verification rules may be inapplicable. A waiver region identification item for the waiver region may be associated with a waiver geometric element and the one or more verification rules.Type: ApplicationFiled: November 23, 2011Publication date: September 13, 2018Inventors: John G. Ferguson, Jonathan J. Muirhead, Bikram Garg
-
Patent number: 8677300Abstract: Contour-related information for geometric elements in layout design data is obtained. Relevant portions of the contour-related information are provided to a canonical hash function, from which a canonical signature for the layout design data is generated.Type: GrantFiled: February 1, 2012Date of Patent: March 18, 2014Assignee: Mentor Graphics CorporationInventors: Sandeep Koranne, Bikram Garg
-
Patent number: 8572533Abstract: Waiver regions may be identified by waiver identification items. The waiver identification items may be determined based on conducting a density check process. Additionally or alternatively, reference patterns for pattern matching, cell names or markers may serve as the waiver identification items. Waiver geometric items may be created for the waiver regions and added to the layout design. Based on an overlap of a density check window with the waiver geometric items and waiving threshold information, a density violation in that density check window is determined to be reported as a density violation or a waived density violation with some implementations of the invention. With some other implementations of the invention, pattern density of a density check window may not be checked if an overlap of the density check window with the waiver geometric items is above a waiving threshold value.Type: GrantFiled: November 23, 2011Date of Patent: October 29, 2013Assignee: Mentor Graphics CorporationInventors: John G. Ferguson, Bikram Garg
-
Patent number: 8504953Abstract: The invention concerns the generation of schematics from analog netlists. Various implementations of the invention provide that an analog netlist defining a number of hardware components and the connectivity between the hardware components is identified. Subsequently, the netlist is sorted and partitioned into component groups. The component groups are arranged and lines are routed between the component groups. The corresponding hardware components are arranged within the component groups and a schematic corresponding to the arranged hardware components is generated.Type: GrantFiled: October 6, 2009Date of Patent: August 6, 2013Assignee: Mentor Graphics CorporationInventors: Bikram Garg, Rajeev Sehgal, Amarpal Singh
-
Publication number: 20130198712Abstract: Contour-related information for geometric elements in layout design data is obtained. Relevant portions of the contour-related information are provided to a canonical hash function, from which a canonical signature for the layout design data is generated.Type: ApplicationFiled: February 1, 2012Publication date: August 1, 2013Inventors: Sandeep Koranne, Bikram Garg
-
Publication number: 20130132918Abstract: Waiver regions may be identified by waiver identification items. The waiver identification items may be determined based on conducting a density check process. Additionally or alternatively, reference patterns for pattern matching, cell names or markers may serve as the waiver identification items. Waiver geometric items may be created for the waiver regions and added to the layout design. Based on an overlap of a density check window with the waiver geometric items and waiving threshold information, a density violation in that density check window is determined to be reported as a density violation or a waived density violation with some implementations of the invention. With some other implementations of the invention, pattern density of a density check window may not be checked if an overlap of the density check window with the waiver geometric items is above a waiving threshold value.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Inventors: John G. Ferguson, Bikram Garg
-
Publication number: 20120167028Abstract: When a designer designates one or more errors identified in layout design data as false errors, waiver geometric elements corresponding to the designated false errors are created and added to the design. The waiver geometric element may be associated with a verification rule that generated its corresponding false error. When the design is subsequently analyzed using those verification rules in another verification rule check process, the waiver geometric elements are examined, and used to mask those errors associated with a waiver geometric element that would otherwise be displayed to the designer. A designer may also designate a waiver region based on pattern matching, cell names or layout markers in which layout region one or more verification rules may be inapplicable. A waiver region identification item for the waiver region may be associated with a waiver geometric element and the one or more verification rules.Type: ApplicationFiled: November 23, 2011Publication date: June 28, 2012Inventors: John G. Ferguson, Jonathan J. Muirhead, Bikram Garg
-
Publication number: 20110288830Abstract: A method for processing machine information of a system, such as an integrated circuit design, to generate a display of a finite state machine diagram by determining a position for the states in the diagram and then showing representations of the transitions between states to create a symmetrical, compact and cyclic process view of the finite state machine. Levels are assigned to the states in a first direction. A rule based technique then is used to order the states in levels that ensure minimum crossings of transitions between consecutive levels as well as for transitions in a same level. Next, the specific position of each state in a second direction orthogonal to the first direction is computed, such that the positions take into account areas or “tracks” in which connection lines representing transitions between states will be rendered. The connection line representing transitions between states are then rendered in the diagram.Type: ApplicationFiled: August 13, 2010Publication date: November 24, 2011Inventors: Bikram Garg, Manish Khanna
-
Publication number: 20100095262Abstract: The invention concerns the generation of schematics from analog netlists. Various implementations of the invention provide that an analog netlist defining a number of hardware components and the connectivity between the hardware components is identified. Subsequently, the netlist is sorted and partitioned into component groups. The component groups are arranged and lines are routed between the component groups. The corresponding hardware components are arranged within the component groups and a schematic corresponding to the arranged hardware components is generated.Type: ApplicationFiled: October 6, 2009Publication date: April 15, 2010Inventors: Bikram Garg, Rajeev Sehgal, Amarpal Singh