Patents by Inventor Bing-Juo Chuang
Bing-Juo Chuang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11841740Abstract: The present invention provides a DP-out adapter including a decoder, a clock signal generating circuit, a DP signal generating circuit and a symbol counter value comparator. The decoder is configured to decode a USB signal to generate a plurality of packets. The clock signal generating circuit is configured to generate a clock signal. The DP signal generating circuit is configured to generate a DP signal according to the packets, and output the DP signal according to the clock signal. The symbol counter value comparator is configured to generate a first counter value according to a number of symbols corresponding to the plurality of packets, and use the clock signal to count to obtain a second counter value, and compare the first counter value and the second counter value to generate a control signal to the clock signal generating circuit to adjust a frequency of the clock signal.Type: GrantFiled: April 13, 2022Date of Patent: December 12, 2023Assignee: Realtek Semiconductor Corp.Inventors: Bing-Juo Chuang, Jing-Chu Chan
-
Publication number: 20230021109Abstract: The present invention provides a DP-out adapter including a decoder, a clock signal generating circuit, a DP signal generating circuit and a symbol counter value comparator. The decoder is configured to decode a USB signal to generate a plurality of packets. The clock signal generating circuit is configured to generate a clock signal. The DP signal generating circuit is configured to generate a DP signal according to the packets, and output the DP signal according to the clock signal. The symbol counter value comparator is configured to generate a first counter value according to a number of symbols corresponding to the plurality of packets, and use the clock signal to count to obtain a second counter value, and compare the first counter value and the second counter value to generate a control signal to the clock signal generating circuit to adjust a frequency of the clock signal.Type: ApplicationFiled: April 13, 2022Publication date: January 19, 2023Applicant: Realtek Semiconductor Corp.Inventors: Bing-Juo Chuang, Jing-Chu Chan
-
Patent number: 11252372Abstract: Disclosed is a payload mapper including N mapper(s), each of which includes a controller, multiple mapping circuits, an output control circuit, and a storage circuit. The controller includes: a decoding circuit receiving a first-format signal and decoding at least a part of this signal to find out the type of a control signal relating to the first-format signal; and a conversion control circuit generating a selecting signal according to the type of the control signal to choose one of the mapping circuits. The mapping circuits receive the first-format signal and selecting signal, and the selected mapping circuit converts the first-format signal into a second-format signal according to the selecting signal. The output control circuit is coupled to the mapping circuits and outputs at least a part of the second-format signal as an effective output signal. The storage circuit temporarily stores the effective output signal and then outputs it.Type: GrantFiled: September 17, 2020Date of Patent: February 15, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Bing-Juo Chuang, Yun-Yueh Lee, Shan-Hsuan Huang
-
Publication number: 20210211150Abstract: A signal receiving device adapting to a signal input mode and a signal processing method for the same are provided. The signal receiving device can determine various signal input modes, such as a differential signal or a single-ended signal, and select an appropriate signal source, such that the signal receiving device can not only receive the input signal correctly, but also adjust the received input signal to a differential signal with the same amplitude and opposite phases to make subsequent data analysis work easier.Type: ApplicationFiled: October 14, 2020Publication date: July 8, 2021Inventors: CHEN-KANG LIN, HUNG-YI CHANG, BING-JUO CHUANG
-
Patent number: 11057070Abstract: A signal receiving device adapting to a signal input mode and a signal processing method for the same are provided. The signal receiving device can determine various signal input modes, such as a differential signal or a single-ended signal, and select an appropriate signal source, such that the signal receiving device can not only receive the input signal correctly, but also adjust the received input signal to a differential signal with the same amplitude and opposite phases to make subsequent data analysis work easier.Type: GrantFiled: October 14, 2020Date of Patent: July 6, 2021Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chen-Kang Lin, Hung-Yi Chang, Bing-Juo Chuang
-
Publication number: 20210099668Abstract: Disclosed is a payload mapper including N mapper(s), each of which includes a controller, multiple mapping circuits, an output control circuit, and a storage circuit. The controller includes: a decoding circuit receiving a first-format signal and decoding at least a part of this signal to find out the type of a control signal relating to the first-format signal; and a conversion control circuit generating a selecting signal according to the type of the control signal to choose one of the mapping circuits. The mapping circuits receive the first-format signal and selecting signal, and the selected mapping circuit converts the first-format signal into a second-format signal according to the selecting signal. The output control circuit is coupled to the mapping circuits and outputs at least a part of the second-format signal as an effective output signal. The storage circuit temporarily stores the effective output signal and then outputs it.Type: ApplicationFiled: September 17, 2020Publication date: April 1, 2021Inventors: BING-JUO CHUANG, YUN-YUEH LEE, SHAN-HSUAN HUANG
-
Patent number: 10785386Abstract: The present invention provides a DP to HDMI converter, wherein the DP to HDMI converter comprises a receiving circuit, a signal converter and a transmitter. In the operations of the DP to HDMI converter, the receiving circuit is configured to receive a plurality of input signals, wherein the input signals comprise a plurality of DP signals configured to generate an image frame with variable frame rate. The signal converter is configured to receive the plurality of input signals to generate a plurality of HDMI signals, wherein the signal converter includes a synchronization signal generator for generating a vertical synchronization signal and a horizontal synchronization signal of the plurality of HDMI signals according to a portion of the input signals. The transmitter is configured to output the plurality of HDMI signals.Type: GrantFiled: December 17, 2019Date of Patent: September 22, 2020Assignee: Realtek Semiconductor Corp.Inventors: Bing-Juo Chuang, Meng-Chih Hseir, Cheng-Hung Wu, Hsiao-Pu Lin
-
Patent number: 10331597Abstract: Disclosed is a USB Type-C switching circuit configured for arranging a plurality of signals of a USB Type-C connector. The USB Type-C switching circuit can be used in products having DisplayPort Alternate mode, and includes a plurality of signal receivers/receivers, a plurality of series-parallel transforming circuits and a multiplexer. The signal receivers/receivers are connected to the USB Type-C connector to receive/transmit signals. The series-parallel transforming circuits are connected to the signal receivers/receivers to convert the signals between a parallel domain and a serial domain. The multiplexer is connected to the series-parallel transforming circuits to arrange the signals in the parallel domain according to a control signal.Type: GrantFiled: December 20, 2016Date of Patent: June 25, 2019Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Bing-Juo Chuang, Feng-Cheng Chang
-
Publication number: 20180032460Abstract: Disclosed is a USB Type-C switching circuit configured for arranging a plurality of signals of a USB Type-C connector. The USB Type-C switching circuit can be used in products having DisplayPort Alternate mode, and includes a plurality of signal receivers/receivers, a plurality of series-parallel transforming circuits and a multiplexer. The signal receivers/receivers are connected to the USB Type-C connector to receive/transmit signals. The series-parallel transforming circuits are connected to the signal receivers/receivers to convert the signals between a parallel domain and a serial domain. The multiplexer is connected to the series-parallel transforming circuits to arrange the signals in the parallel domain according to a control signal.Type: ApplicationFiled: December 20, 2016Publication date: February 1, 2018Inventors: BING-JUO CHUANG, FENG-CHENG CHANG
-
Patent number: 9571880Abstract: This invention discloses circuits and methods for generating a pixel clock. The circuits utilize an image signal of a first format to generate a pixel clock, which can be utilized to generate an image signal of a second format. The circuits include a reference clock generation circuit, an image processing circuit, and a clock adjustment circuit. The reference clock generation circuit generates a reference clock. The image processing circuit processes the image signal of the first format to generate a control signal. The clock adjustment circuit, which is coupled to the reference clock generation circuit and the image signal processing circuit, generates the pixel clock according to the reference clock and the control signal. The control signal is substantially a periodic signal, whose frequency is proportional to the frequency of a synchronization signal of the image signal of the second format.Type: GrantFiled: September 29, 2014Date of Patent: February 14, 2017Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Bing-Juo Chuang, Feng-Cheng Chang
-
Publication number: 20150116594Abstract: This invention discloses circuits and methods for generating a pixel clock. The circuits utilize an image signal of a first format to generate a pixel clock, which can be utilized to generate an image signal of a second format. The circuits include a reference clock generation circuit, an image processing circuit, and a clock adjustment circuit. The reference clock generation circuit generates a reference clock. The image processing circuit processes the image signal of the first format to generate a control signal. The clock adjustment circuit, which is coupled to the reference clock generation circuit and the image signal processing circuit, generates the pixel clock according to the reference clock and the control signal. The control signal is substantially a periodic signal, whose frequency is proportional to the frequency of a synchronization signal of the image signal of the second format.Type: ApplicationFiled: September 29, 2014Publication date: April 30, 2015Inventors: BING-JUO CHUANG, FENG-CHENG CHANG
-
Patent number: 8284871Abstract: A receiver includes; a recovery circuit for receiving an input signal, and generating a data signal and a recovery clock; a processing circuit for processing the data signal to generate a processed signal; and a synchronization determining circuit for determining a synchronization state of the recovery clock according to the processed signal and a first reference value. The data signal includes a synchronous pattern, and the first reference value corresponds to at least a portion of a value in the synchronous pattern processed by the processing circuit. A method of the receiver is also disclosed.Type: GrantFiled: July 13, 2009Date of Patent: October 9, 2012Assignee: Realtek Semiconductor Corp.Inventors: Tzuo-Bo Lin, Bing-Juo Chuang, Yu-Pin Chou
-
Publication number: 20100014621Abstract: A receiver includes; a recovery circuit for receiving an input signal, and generating a data signal and a recovery clock; a processing circuit for processing the data signal to generate a processed signal; and a synchronization determining circuit for determining a synchronization state of the recovery clock according to the processed signal and a first reference value. The data signal includes a synchronous pattern, and the first reference value corresponds to at least a portion of a value in the synchronous pattern processed by the processing circuit. A method of the receiver is also disclosed.Type: ApplicationFiled: July 13, 2009Publication date: January 21, 2010Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Tzuo-Bo Lin, Bing-Juo Chuang, Yu-Pin Chou