Patents by Inventor Bo-Ching Jiang
Bo-Ching Jiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Device and method for detecting alignment of active areas and memory cell structures in DRAM devices
Patent number: 7381575Abstract: A test device and method for detecting alignment of active areas and memory cell structures in DRAM devices with vertical transistors. In the test device, parallel first and second memory cell structures disposed in the scribe line region, each has a deep trench capacitor and a transistor structure. An active area is disposed between the first and second memory cell structures. The active area overlaps the first and second memory cell structures by a predetermined width. First and second conductive pads are disposed on both ends of the first memory cell structures respectively, and third and fourth conductive pads are disposed on both ends of the first memory cell structures respectively.Type: GrantFiled: March 30, 2005Date of Patent: June 3, 2008Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Bo Ching Jiang, Yu-Wei Ting, Chin-Ling Huang -
Patent number: 7217581Abstract: A test structure and a test method for determining misalignment occurring in integrated circuit manufacturing processes are provided. The test structure includes a first conductive layer having a first testing structure and a second testing structure, a dielectric layer thereon, and a second conductive layer on the dielectric layer. The second conductive layer includes a third testing structure and a fourth testing structure, which respectively overlap a portion of the first testing structure and the second testing structure in a first direction and a second direction. The first direction is opposite to the second direction. The method includes a step of measuring the electrical characteristic between the first and the second conductive layers to calculate an offset amount caused by the misalignment.Type: GrantFiled: January 26, 2006Date of Patent: May 15, 2007Assignee: Nanya Technology CorporationInventors: Chien-Chang Huang, Tie-Jiang Wu, Chin-Ling Huang, Yu-Wei Ting, Bo-Ching Jiang
-
Patent number: 7091545Abstract: A memory device and fabricating method thereof. In the memory device of the present invention, a substrate has a plurality of deep trenches, wherein the deep trenches formed in the adjacent rows are staggered. A deep trench capacitor and a control gate are disposed in each deep trench successively. Word lines are disposed on the control gates respectively, and each word line is electrically coupled to the control gate thereunder. Diffusion regions are disposed in the substrate and surrounding the deep trenches respectively to serve as sources of vertical transistors. Each diffusion region is electrically connected to the surrounding deep trench capacitor. Active areas are disposed on the rows of the control gates respectively along a second direction. The regions where each active area overlaps the control gates have at least one indentation.Type: GrantFiled: December 20, 2004Date of Patent: August 15, 2006Assignee: Nanya Technology CorporationInventors: Tieh Chiang Wu, Chien-Chang Huang, Chin-Ling Huang, Bo Ching Jiang, Yu-Wei Ting
-
Publication number: 20060128041Abstract: A test structure and a test method for determining misalignment occurring in integrated circuit manufacturing processes are provided. The test structure includes a first conductive layer having a first testing structure and a second testing structure, a dielectric layer thereon, and a second conductive layer on the dielectric layer. The second conductive layer includes a third testing structure and a fourth testing structure, which respectively overlap a portion of the first testing structure and the second testing structure in a first direction and a second direction. The first direction is opposite to the second direction. The method includes a step of measuring the electrical characteristic between the first and the second conductive layers to calculate an offset amount caused by the misalignment.Type: ApplicationFiled: January 26, 2006Publication date: June 15, 2006Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Chang Huang, Tie-Jiang Wu, Chin-Ling Huang, Yu-Wei Ting, Bo-Ching Jiang
-
Device and method for detecting alignment of active areas and memory cell structures in DRAM devices
Patent number: 7026647Abstract: A test device and method for detecting alignment of active areas and memory cell structures in DRAM devices with vertical transistors. In the test device, parallel first and second memory cell structures disposed in the scribe line region, each has a deep trench capacitor and a transistor structure. An active area is disposed between the first and second memory cell structures. The active area overlaps the first and second memory cell structures by a predetermined width. First and second conductive pads are disposed on both ends of the first memory cell structures respectively, and third and fourth conductive pads are disposed on both ends of the first memory cell structures respectively.Type: GrantFiled: September 29, 2003Date of Patent: April 11, 2006Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Bo Ching Jiang, Yu-Wei Ting, Chin-Ling Huang -
Patent number: 7015050Abstract: A test structure and a test method for determining misalignment occurring in integrated circuit manufacturing processes are provided. The test structure includes a first conductive layer having a first testing structure and a second testing structure, a dielectric layer thereon, and a second conductive layer on the dielectric layer. The second conductive layer includes a third testing structure and a fourth testing structure, which respectively overlap a portion of the first testing structure and the second testing structure in a first direction and a second direction. The first direction is opposite to the second direction. The method includes a step of measuring the electrical characteristic between the first and the second conductive layers to calculate an offset amount caused by the misalignment.Type: GrantFiled: November 24, 2003Date of Patent: March 21, 2006Assignee: Nanya Techonolgy CorporationInventors: Chien-Chang Huang, Tie-Jiang Wu, Chin-Ling Huang, Yu-Wei Ting, Bo-Ching Jiang
-
Patent number: 6984534Abstract: Method for detecting whether the alignment of bit line contacts and active areas in DRAM devices is normal, and a test device thereof. In the present invention a plurality of memory cells are formed in the memory area and at least one test device is formed in the scribe line region simultaneously. A first resistance and a second resistance are detected by the test device. Normal alignment of the bit line and the bar-type active area of the test device is determined according to the first resistance and the second resistance. Finally, whether the alignment of the bit line contacts and the active areas in memory areas is normal is determined according to whether the alignment of the bit line contact and bar-type active area of the test device is normal.Type: GrantFiled: March 26, 2004Date of Patent: January 10, 2006Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Yu-Wei Ting, Bo Ching Jiang, Chin-Ling Huang
-
Patent number: 6946678Abstract: A test key for validating the position of a word line structure overlaying a deep trench capacitor of a DRAM. The test key is deposited in the scribe line region of a wafer. The deep trench capacitor is deposited in the scribe line region and has a buried plate. A rectangular word line is deposited in the scribe line and covers a portion of the deep trench capacitor, and two passing word lines are deposited above the deep trench. A first doping region and a second doping region are deposited between the rectangular word line and the first passing word line and between the rectangular word line and the second passing word line respectively. A first plug, a second plug and a third plugs are coupled to the first doping region, the second doping region and the buried plate respectively.Type: GrantFiled: July 29, 2004Date of Patent: September 20, 2005Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Yu-Wei Ting, Bo Ching Jiang
-
Patent number: 6902942Abstract: A test device and method for detecting alignment of word lines and deep trench capacitors in DRAM devices with vertical transistors. In the test device, an active area is disposed in the scribe line region. An H-type deep trench capacitor is disposed in the active area, and has parallel first and second portions and a third portion. Each of the first and second portions has a center and two ends. The third portion is disposed between the centers of the first and second portions. First to fourth conductive pads are disposed on the two ends of the first and second portions respectively. A bar-type conductive pad is disposed between the first and second portions, having a center aligned with a center of the third portion.Type: GrantFiled: July 3, 2003Date of Patent: June 7, 2005Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Bo Ching Jiang, Yu-Wei Ting, Chin-Ling Huang
-
Publication number: 20050104109Abstract: A memory device and fabricating method thereof. In the memory device of the present invention, a substrate has a plurality of deep trenches, wherein the deep trenches formed in the adjacent rows are staggered. A deep trench capacitor and a control gate are disposed in each deep trench successively. Word lines are disposed on the control gates respectively, and each word line is electrically coupled to the control gate thereunder. Diffusion regions are disposed in the substrate and surrounding the deep trenches respectively to serve as sources of vertical transistors. Each diffusion region is electrically connected to the surrounding deep trench capacitor. Active areas are disposed on the rows of the control gates respectively along a second direction. The regions where each active area overlaps the control gates have at least one indentation.Type: ApplicationFiled: December 20, 2004Publication date: May 19, 2005Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Tieh Wu, Chien-Chang Huang, Chin-Ling Huang, Bo Ching Jiang, Yu-Wei Ting
-
Patent number: 6891216Abstract: A test structure of a DRAM array includes a substrate. A transistor is formed on the substrate and has a first region and a second region as source/drain regions thereof. A deep trench capacitor is formed adjacent to the transistor and has a first width. A shallow trench isolation is formed in a top portion of the deep trench capacitor and has a second width. The second width is substantially shorter than the first one. A third region is formed adjacent to the deep trench capacitor. A first contact is formed on the substrate and contacts with the first region. A second contact is formed on the substrate and contacts with the third region.Type: GrantFiled: September 17, 2003Date of Patent: May 10, 2005Assignee: Nanya Technology CorporationInventors: Chien-Chang Huang, Tie-Jiang Wu, Chin-Ling Huang, Yu-Wei Ting, Bo-Ching Jiang
-
Patent number: 6875654Abstract: A memory device and fabricating method thereof. In the memory device of the present invention, a substrate has a plurality of deep trenches, wherein the deep trenches formed in the adjacent rows are staggered. A deep trench capacitor and a control gate are disposed in each deep trench successively. Word lines are disposed on the control gates respectively, and each word line is electrically coupled to the control gate thereunder. Diffusion regions are disposed in the substrate and surrounding the deep trenches respectively to serve as sources of vertical transistors. Each diffusion region is electrically connected to the surrounding deep trench capacitor. Active areas are disposed on the rows of the control gates respectively along a second direction. The regions where each active area overlaps the control gates have at least one indentation.Type: GrantFiled: December 8, 2003Date of Patent: April 5, 2005Assignee: Nanya Technology CorporationInventors: Tieh Chiang Wu, Chien-Chang Huang, Chin-Ling Huang, Bo Ching Jiang, Yu-Wei Ting
-
Patent number: 6844207Abstract: Method for detecting whether the alignment of bit line contacts and active areas in DRAM devices is normal, and a test device thereof. In the present invention a plurality of memory cells are formed in the memory area and at least one test device is formed in the scribe line region simultaneously. A first resistance and a second resistance are detected by the test device. Normal alignment of the bit line and the bar-type active area of the test device is determined according to the first resistance and the second resistance. Finally, whether the alignment of the bit line contacts and the active areas in memory areas is normal is determined according to whether the alignment of the bit line contact and bar-type active area of the test device is normal.Type: GrantFiled: June 2, 2003Date of Patent: January 18, 2005Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Yu-Wei Ting, Bo Ching Jiang, Chin-Ling Huang
-
Device and method for detecting alignment of deep trench capacitors and active areas in DRAM devices
Patent number: 6838296Abstract: A test device and method for detecting alignment of deep trench capacitors and active areas in DRAM devices. A quadrilateral active area is disposed in the scribe line region, with four equilaterals and four vertex angles. Parallel first and second deep trench capacitors are disposed in the quadrilateral active area. The first deep trench capacitor has a first surface aligned with a second surface of the second deep trench capacitor. The first and second vertex angles of the four vertex angles have a diagonal line essentially perpendicular to the first and second surfaces. The first and second vertex angles are a predetermined distance from the first surface and the second surface respectively.Type: GrantFiled: May 29, 2003Date of Patent: January 4, 2005Assignee: Nanya Technology CorporationInventors: Tie-Jiang Wu, Chien-Chang Huang, Bo-Ching Jiang, Yu-Wei Ting -
Patent number: 6825053Abstract: A test key for validating the position of a word line structure overlaying a deep trench capacitor of a DRAM. The test key is deposited in the scribe line region of a wafer. The deep trench capacitor is deposited in the scribe line region and has a buried plate. A rectangular word line is deposited in the scribe line and covers a portion of the deep trench capacitor, and two passing word lines are deposited above the deep trench. A first doping region and a second doping region are deposited between the rectangular word line and the first passing word line and between the rectangular word line and the second passing word line respectively. A first plug, a second plug and a third plugs are coupled to the first doping region, the second doping region and the buried plate respectively.Type: GrantFiled: June 23, 2003Date of Patent: November 30, 2004Assignee: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Yu-Wei Ting, Bo Ching Jiang
-
Patent number: 6812487Abstract: A test key for validating the doping concentration of buried layers within a deep trench capacitor. The test key is deposited in the scribe line region of a wafer. In the test key of the present invention, the deep trench capacitor is deposited in the scribe line region and has three buried layers of three doping concentrations. An isolation region is deposited in the capacitor, and a first plug, a second and a third plug are coupled to three positions of one buried layer of the three respectively. The present invention determines whether the doping concentration of buried layers within a deep trench capacitor is valid by a first resistance measured between the first plug and the second plug and a second resistance measured between the second plug and the third plug.Type: GrantFiled: June 23, 2003Date of Patent: November 2, 2004Assignee: Nanya Technology CorporationInventors: Tie-Jiang Wu, Chien-Chang Huang, Yu-Wei Ting, Bo-Ching Jiang, Tse-Main Kuo
-
Publication number: 20040179409Abstract: Method for detecting whether the alignment of bit line contacts and active areas in DRAM devices is normal, and a test device thereof. In the present invention a plurality of memory cells are formed in the memory area and at least one test device is formed in the scribe line region simultaneously. A first resistance and a second resistance are detected by the test device. Normal alignment of the bit line and the bar-type active area of the test device is determined according to the first resistance and the second resistance. Finally, whether the alignment of the bit line contacts and the active areas in memory areas is normal is determined according to whether the alignment of the bit line contact and bar-type active area of the test device is normal.Type: ApplicationFiled: March 26, 2004Publication date: September 16, 2004Applicant: Nanya Technology CorporationInventors: Tie Jiang Wu, Chien-Chang Huang, Yu-Wei Ting, Bo Ching Jiang, Chin-Ling Huang
-
Patent number: 6790735Abstract: A method of forming source/drain regions in semiconductor devices. First, a substrate having at least one gate structure is provided. Next, first, second, and third insulating spacers are successively formed over the sidewall of the gate structure. Subsequently, ion implantation is performed on the substrate on both sides of the gate structure using the third insulating spacer as a mask to form first doping regions. After the third insulating spacer is removed, ion implantation is performed on the substrate on both sides of the gate structure using the second insulating spacer as a mask to form second doping regions serving as source/drain regions with the first doping regions. Finally, after the second insulating spacer is removed, ion implantation is performed on the substrate on both sides of the gate structure using the first insulating spacer as a mask to form third doping regions, thereby preventing punchthrough.Type: GrantFiled: May 29, 2003Date of Patent: September 14, 2004Assignee: Nanya Technology CorporationInventors: Hui-Min Mao, Sheng-Tsung Chen, Yi-Nan Chen, Bo-Ching Jiang, Chih-Yuan Hsiao
-
Publication number: 20040124412Abstract: A test structure and a test method for determining misalignment occurring in integrated circuit manufacturing processes are provided. The test structure includes a first conductive layer having a first testing structure and a second testing structure, a dielectric layer thereon, and a second conductive layer on the dielectric layer. The second conductive layer includes a third testing structure and a fourth testing structure, which respectively overlap a portion of the first testing structure and the second testing structure in a first direction and a second direction. The first direction is opposite to the second direction. The method includes a step of measuring the electrical characteristic between the first and the second conductive layers to calculate an offset amount caused by the misalignment.Type: ApplicationFiled: November 24, 2003Publication date: July 1, 2004Inventors: Chien-Chang Huang, Tie-Jiang Wu, Chin-Ling Huang, Yu-Wei Ting, Bo-Ching Jiang
-
Publication number: 20040115927Abstract: A memory device and fabricating method thereof. In the memory device of the present invention, a substrate has a plurality of deep trenches, wherein the deep trenches formed in the adjacent rows are staggered. A deep trench capacitor and a control gate are disposed in each deep trench successively. Word lines are disposed on the control gates respectively, and each word line is electrically coupled to the control gate thereunder. Diffusion regions are disposed in the substrate and surrounding the deep trenches respectively to serve as sources of vertical transistors. Each diffusion region is electrically connected to the surrounding deep trench capacitor. Active areas are disposed on the rows of the control gates respectively along a second direction. The regions where each active area overlaps the control gates have at least one indentation.Type: ApplicationFiled: December 8, 2003Publication date: June 17, 2004Inventors: Tieh Chiang Wu, Chien-Chang Huang, Chin-Ling Huang, Bo Ching Jiang, Yu-Wei Ting