Patents by Inventor Bo Hao
Bo Hao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11976676Abstract: A hydraulic-electric coupling driven multi-actuator system and control method are provided. The system comprises one or more hydraulic-electric hybrid driven actuators, first inverters, control valves, centralized hydraulic units and control units, wherein each hydraulic-electric hybrid driven actuator is correspondingly connected with one first inverter and one control valve; the centralized hydraulic units are connected with the control valves and configured to supply oil for the hydraulic-electric hybrid driven actuators and to perform power compensation; and the control units are respectively connected with the hydraulic-electric hybrid driven actuators, and each control unit is configured to control output torque of a first motor of the corresponding hydraulic-electric hybrid driven actuator based on pressure information of the hydraulic-electric hybrid driven actuator, such that pressure of driving cavities of the hydraulic-electric hybrid driven actuators is equal.Type: GrantFiled: November 11, 2022Date of Patent: May 7, 2024Assignee: Taiyuan University of TechnologyInventors: Long Quan, Shufei Qiao, Yunxiao Hao, Lei Ge, Bo Wang
-
Publication number: 20240119283Abstract: A method of performing automatic tuning on a deep learning model includes: utilizing an instruction-based learned cost model to estimate a first type of operational performance metrics based on a tuned configuration of layer fusion and tensor tiling; utilizing statistical data gathered during a compilation process of the deep learning model to determine a second type of operational performance metrics based on the tuned configuration of layer fusion and tensor tiling; performing an auto-tuning process to obtain a plurality of optimal configurations based on the first type of operational performance metrics and the second type of operational performance metrics; and configure the deep learning model according to one of the plurality of optimal configurations.Type: ApplicationFiled: October 6, 2023Publication date: April 11, 2024Applicant: MEDIATEK INC.Inventors: Jui-Yang Hsu, Cheng-Sheng Chan, Jen-Chieh Tsai, Huai-Ting Li, Bo-Yu Kuo, Yen-Hao Chen, Kai-Ling Huang, Ping-Yuan Tseng, Tao Tu, Sheng-Je Hung
-
Publication number: 20240120161Abstract: A keyboard device includes plural keycaps, a base plate, plural connecting elements and a circuit board. The plural connecting elements are connected with the respective keycaps and the base plate. The circuit board is located over the base plate. The circuit board includes plural membrane switches and plural first capacitance sensing units. When one of the first capacitance sensing units detects an approaching conductor or detects a motion of the conductor, a driving signal is generated or a control signal is outputted.Type: ApplicationFiled: October 25, 2022Publication date: April 11, 2024Inventors: Chin-Sung Pan, Bo-Hao Su, Chen-Hsuan Hsu
-
Patent number: 11942448Abstract: An integrated circuit and method of making an integrated circuit is provided. The integrated circuit includes an electrically conductive pad having a generally planar top surface that includes a cavity having a bottom surface and sidewalls extending from the bottom surface of the cavity to the top surface of the pad. An electronic device is attached to the top surface of the electrically conductive pad. A wire bond is attached from the electronic device to the bottom surface of the cavity. A molding compound encapsulates the electronic device.Type: GrantFiled: July 16, 2021Date of Patent: March 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Bo-Hsun Pan, Hung-Yu Chou, Chung-Hao Lin, Yuh-Harng Chien
-
Publication number: 20240081077Abstract: A transistor includes a first semiconductor layer, a second semiconductor layer, a semiconductor nanosheet, a gate electrode and source and drain electrodes. The semiconductor nanosheet is physically connected to the first semiconductor layer and the second semiconductor layer. The gate electrode wraps around the semiconductor nanosheet. The source and drain electrodes are disposed at opposite sides of the gate electrode. The first semiconductor layer surrounds the source electrode, the second semiconductor layer surrounds the drain electrode, and the semiconductor nanosheet is disposed between the source and drain electrodes.Type: ApplicationFiled: September 1, 2022Publication date: March 7, 2024Applicants: Taiwan Semiconductor Manufacturing Company, Ltd., National Yang Ming Chiao Tung UniversityInventors: Po-Tsun Liu, Meng-Han Lin, Zhen-Hao Li, Tsung-Che Chiang, Bo-Feng Young, Hsin-Yi Huang, Sai-Hooi Yeong, Yu-Ming Lin
-
Patent number: 11923337Abstract: A method of manufacturing a carrying substrate is provided. At least one circuit component is disposed on a first circuit structure. An encapsulation layer is formed on the first circuit structure and encapsulates the circuit component. A second circuit structure is formed on the encapsulation layer and electrically connected to the circuit component. The circuit component is embedded in the encapsulation layer via an existing packaging process. Therefore, the routing area is increased, and a package substrate requiring a large size has a high yield and low manufacturing cost.Type: GrantFiled: August 29, 2019Date of Patent: March 5, 2024Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chi-Ching Ho, Bo-Hao Ma, Yu-Ting Xue, Ching-Hung Tseng, Guan-Hua Lu, Hong-Da Chang
-
Publication number: 20230420420Abstract: A method of manufacturing a carrying substrate is provided. At least one circuit component is disposed on a first circuit structure. An encapsulation layer is formed on the first circuit structure and encapsulates the circuit component. A second circuit structure is formed on the encapsulation layer and electrically connected to the circuit component. The circuit component is embedded in the encapsulation layer via an existing packaging process. Therefore, the routing area is increased, and a package substrate requiring a large size has a high yield and low manufacturing cost.Type: ApplicationFiled: September 11, 2023Publication date: December 28, 2023Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chi-Ching HO, Bo-Hao MA, Yu-Ting XUE, Ching-Hung TSENG, Guan-Hua LU, Hong-Da CHANG
-
Publication number: 20230282625Abstract: A semiconductor package includes a bottom substrate and a top substrate space apart from the bottom substrate such that the bottom substrate and the top substrate define a gap therebetween. A logic die is mounted on a top surface of the bottom substrate. The logic die has a thickness of 125-350 micrometers. A plurality of copper cored solder balls is disposed between the bottom substrate and the top substrate around the logic die to electrically connect the bottom substrate with the top substrate. A sealing resin fills into the gap between the bottom substrate and the top substrate and sealing the logic die and the plurality of copper cored solder balls in the gap.Type: ApplicationFiled: February 9, 2023Publication date: September 7, 2023Applicant: MEDIATEK INC.Inventors: Ta-Jen Yu, Shih-Chin Lin, Tai-Yu Chen, Bo-Jiun Yang, Bing-Yeh Lin, Yung-Cheng Huang, Wen-Sung Hsu, Bo-Hao Ma, Isabella Song
-
Publication number: 20230282626Abstract: A high-bandwidth package-on-package (HBPoP) structure includes a first package structure and a second package structure disposed over the first package structure. The first package structure includes a first package substrate, a semiconductor die, an interposer, and a molding material. The first package substrate is formed of a silicon and/or ceramic material. The semiconductor die is disposed over the first package substrate. The interposer is disposed over the semiconductor die and is formed of a silicon and/or ceramic material. The molding material is disposed between the first package substrate and the interposer and surrounds the semiconductor die.Type: ApplicationFiled: February 2, 2023Publication date: September 7, 2023Inventors: Tai-Yu CHEN, Bo-Jiun YANG, Tsung-Yu PAN, Yin-Fa CHEN, Ta-Jen YU, Bo-Hao MA, Wen-Sung HSU, Yao-Pang HSU
-
Publication number: 20230260866Abstract: A semiconductor package structure includes a package substrate, a semiconductor die, an interposer, an adhesive layer, and a molding material. The semiconductor die is disposed over the package substrate. The interposer is disposed over the semiconductor die. The adhesive layer connects the semiconductor die and the interposer. The molding material surrounds the semiconductor die and the adhesive layer.Type: ApplicationFiled: January 20, 2023Publication date: August 17, 2023Inventors: Yin-Fa CHEN, Bo-Jiun YANG, Ta-Jen YU, Bo-Hao MA, Chih-Wei CHANG, Tsung-Yu PAN, Tai-Yu CHEN, Shih-Chin LIN, Wen-Sung HSU
-
Publication number: 20230179200Abstract: A voltage-mode transmitter includes a serializer, a pre-driver circuit, a driver circuit, and a resistor calibration circuit. The serializer converts a data into a serial data. The pre-driver circuit drives the serial data. The driver circuit includes a slice, a replica slice, a reference voltage generation circuit, a first operational amplifier, and a second operational amplifier. The reference voltage generation circuit is coupled between a first system voltage and a second system voltage and includes a resistor. The resistor calibration circuit is configured to use a first current source and a reference resistor to generate a reference voltage, the first current source being a current source having been calibrated by a bandgap reference (BGR) circuit; to generate a target voltage by causing a current of a second current source to flow through the resistor; and to adjust the resistor according to the reference voltage and the target voltage.Type: ApplicationFiled: September 23, 2022Publication date: June 8, 2023Inventor: BO-HAO HSU
-
Publication number: 20230046413Abstract: A semiconductor assembly package is provided. The semiconductor package assembly includes a system-on-chip (SOC) package, a memory package and a heat spreader. The SOC package includes a logic die and a first substrate. The logic die has pads on it. The first substrate is electrically connected to the logic die by the pads. The memory package includes a second substrate and a memory die. The second substrate has a top surface and a bottom surface. The memory die is mounted on the top surface of the second substrate and is electrically connected to the second substrate using bonding wires. The heat spreader is disposed between the SOC package and the memory package, wherein the heat spreader is in contact with a back surface of the logic die away from the pads.Type: ApplicationFiled: July 15, 2022Publication date: February 16, 2023Inventors: Tai-Yu CHEN, Chin-Lai CHEN, Hsiao-Yun CHEN, Wen-Sung HSU, Haw-Kuen SU, Duen-Yi HO, Bo-Jiun YANG, Ta-Jen YU, Bo-Hao MA
-
Publication number: 20220216926Abstract: Example test methods and apparatus are described. One example method includes receiving an uplink radio frequency signal by a test device from a terminal device, where the uplink radio frequency signal is generated by superimposing at least two test signals, and each of the at least two test signal corresponds to one communication protocol. The test device extracts the at least two test signals from the uplink radio frequency signal. The test device separately tests the at least two test signals, and obtains an uplink test result of the terminal device.Type: ApplicationFiled: March 23, 2022Publication date: July 7, 2022Inventors: Bo HAO, Yecun HUANG, Liang HU, Jutian GUO, Wei ZHAI, Chengwen YAN
-
Publication number: 20220130769Abstract: An electronic package is provided, in which at least one first electronic component is arranged on one surface of a circuit structure with circuit layers and a plurality of second electronic components are arranged on the other surface. The first electronic component can electrically bridge two of the plurality of second electronic components via the circuit layers to replace part of the circuit layers of the circuit structure, so that the circuit layers of the circuit structure can maintain a larger wiring specification and reduce the number of circuit layers, thereby improving the process yield.Type: ApplicationFiled: December 15, 2020Publication date: April 28, 2022Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chi-Ching HO, Bo-Hao MA, Chee-Key CHUNG
-
Patent number: 11315881Abstract: An electronic package is provided, in which at least one first electronic component is arranged on one surface of a circuit structure with circuit layers and a plurality of second electronic components are arranged on the other surface. The first electronic component can electrically bridge two of the plurality of second electronic components via the circuit layers to replace part of the circuit layers of the circuit structure, so that the circuit layers of the circuit structure can maintain a larger wiring specification and reduce the number of circuit layers, thereby improving the process yield.Type: GrantFiled: December 15, 2020Date of Patent: April 26, 2022Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chi-Ching Ho, Bo-Hao Ma, Chee-Key Chung
-
Patent number: 11289346Abstract: An electronic package and a method for fabricating the same are provided. The method includes: forming a circuit structure on an encapsulant; embedding a first electronic component and a plurality of conductive posts in the encapsulant; and disposing a second electronic component on the circuit structure. Since the first and second electronic components are arranged on opposite sides of the circuit structure, the electronic package can provide multi-function and high efficiency.Type: GrantFiled: July 2, 2020Date of Patent: March 29, 2022Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chen-Yu Huang, Chee-Key Chung, Chang-Fu Lin, Kong-Toon Ng, Rui-Feng Tai, Bo-Hao Ma
-
Patent number: 11238961Abstract: A method, device, and computer program storage product for generating a query to extract clinical features into a set of electronic medical record (EMR) tables based on clinical knowledge. A knowledge tree is constructed according to a set of clinical knowledge data. An EMR graph corresponding to a set of EMR tables is obtained. The EMR graph comprises at set of table nodes and a set of attribute nodes. The set of table nodes and the set of attribute nodes represent a structure of each EMR table in the set of EMR tables and a reference relationship among attributes of set of EMR tables. A plurality of sub-queries is generated based on the knowledge tree and the EMR graph. At least one query is generated by combining the plurality of sub-queries according to the knowledge tree.Type: GrantFiled: December 10, 2019Date of Patent: February 1, 2022Assignee: International Business Machines CorporationInventors: Bi Bo Hao, Gang Hu, Jing Li, Wen Sun, Guo Tong Xie, Yi Qin Yu
-
Patent number: 11227842Abstract: Provided is a substrate structure, including a substrate having at least one chamfer formed on a surface thereof, and a plurality of conductive bodies formed to the substrate. Therefore, a stress generated during the packaging process is alleviated through the chamfer, and the substrate structure is prevented from being cracked. An electronic package employing the substrate structure is also provided.Type: GrantFiled: May 15, 2020Date of Patent: January 18, 2022Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Po-Hao Wang, Chang-Fu Lin, Chun-Tang Lin, Bo-Hao Chang
-
Patent number: 11195812Abstract: A method for fabricating an electronic package is provided. A plurality of packaging structures are provided, each of which having a carrier and at least one electronic component disposed on the carrier. The plurality of packaging structures are disposed on a supporting plate. An encapsulation layer is formed on the supporting plate and encapsulates the plurality of packaging structures. Even if there are various types of electronic packages of different specifications in the market, the molds that the encapsulation layer uses can still be developed for a supporting plate of a certain specification. Therefore, the fabrication cost of the electronic package is reduced.Type: GrantFiled: March 17, 2020Date of Patent: December 7, 2021Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Hsin-Yi Liao, Cheng-Kai Chang, Bo-Hao Ma, Chun-Chi Ke
-
Patent number: D928247Type: GrantFiled: November 29, 2019Date of Patent: August 17, 2021Assignee: BEIJING XIAOMI MOBILE SOFTWARE CO., LTD.Inventors: Qi An, Bo Hao