Patents by Inventor Bodo K. Parady
Bodo K. Parady has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6907520Abstract: A method and apparatus for predicting load addresses and identifying new threads of instructions for execution in a multithreaded processor. A load prediction unit scans an instruction window for load instructions. A load prediction table is searched for an entry corresponding to a detected load instruction. If an entry is found in the table, a load address prediction is made for the load instruction and conveyed to the data cache. If the load address misses in the cache, the data is prefetched. Subsequently, if it is determined that the load prediction was incorrect, a miss counter in the corresponding entry in the load prediction table is incremented. If on a subsequent detection of the load instruction, the miss counter has reached a threshold, the load instruction is predicted to miss. In response to the predicted miss, a new thread of instructions is identified for execution.Type: GrantFiled: January 11, 2002Date of Patent: June 14, 2005Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 6859844Abstract: A computer system comprises a plurality of modules and a shift register having a plurality of slots connected in series, wherein each of the plurality of slots is coupled to one of the plurality of modules. In one embodiment, an output of a last slot of the plurality of slots is coupled to an input of an initial slot of the plurality of slots to form a ring. Each slot of the shift register corresponds to a time slot on the ring, and each of the time slots is assigned to one of the modules. At least two of the modules are configured to independently generate frames for transmission on the ring. In another embodiment, at least one of the modules comprises a bridge module coupled to communicate with other bridge modules separate from the plurality of modules.Type: GrantFiled: February 20, 2002Date of Patent: February 22, 2005Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 6578137Abstract: A method and apparatus for switching between threads of a program in response to a long-latency event. In one embodiment, the long-latency events are load or store operations which trigger a thread switch if there is a miss in the level 2 cache. In addition to providing separate groups of registers for multiple threads, a group of program address registers pointing to different threads are provided. A switching mechanism switches between the program address registers in response to the long-latency events.Type: GrantFiled: August 8, 2001Date of Patent: June 10, 2003Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 6437653Abstract: One embodiment of the present invention provides an inductor with a variable inductance within a semiconductor chip. This inductor includes a primary spiral composed of a conductive material embedded within the semiconductor chip to provide a source of variable inductance. It also includes a control spiral composed of the conductive material vertically displaced from the primary spiral in neighboring layers of the semiconductor chip. This control spiral is magnetically coupled with the primary spiral so that changing a control current through the control spiral induces a change in inductance through the primary spiral. The inductor also includes a controllable current source coupled to the control spiral that is configured to provide the control current. One embodiment of the present invention includes a core surrounding the primary spiral and the control spiral in the semiconductor chip.Type: GrantFiled: September 28, 2000Date of Patent: August 20, 2002Assignee: Sun Microsystems, Inc.Inventors: Jose M. Cruz, Bodo K. Parady
-
Publication number: 20020091915Abstract: A method and apparatus for predicting load addresses and identifying new threads of instructions for execution in a multithreaded processor. A load prediction unit scans an instruction window for load instructions. A load prediction table is searched for an entry corresponding to a detected load instruction. If an entry is found in the table, a load address prediction is made for the load instruction and conveyed to the data cache. If the load addresses misses in the cache, the data is prefetched. Subsequently, if it is determined that the load prediction was incorrect, a miss counter in the corresponding entry in the load prediction table is incremented. If on a subsequent detection of the load instruction, the miss counter has reached a threshold, the load instruction is predicted to miss. In response to the predicted miss, a new thread of instructions is identified for execution.Type: ApplicationFiled: January 11, 2002Publication date: July 11, 2002Inventor: Bodo K. Parady
-
Publication number: 20020091865Abstract: A computer system employs a hierarchical ring structure for communication. Computer system elements are configured into modules with ring interface hardware, and the modules are coupled to one or more rings. Bridge modules may be included for transmitting between rings in the hierarchy. The rings are time division multiplexed, and each time slot on a ring carries a frame. According to an address carried within the frame, bridge modules determine whether or not to transmit a frame circulating on a source ring onto a target ring. If the address of the frame indicates a module upon the source ring, the bridge module retransmits the frame on the source ring. Otherwise, the bridge module transmits the frame on the target ring. The bridge module operates in this fashion at any level of the hierarchy. The owner of a time slot on a ring is permitted to release the time slot for use by other modules. To reclaim a time slot, the owner marks the time slot owned.Type: ApplicationFiled: February 20, 2002Publication date: July 11, 2002Applicant: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 6385657Abstract: A computer system employs a hierarchical ring structure for communication. Computer system elements are configured into modules with ring interface hardware, and the modules are coupled to one or more rings. Bridge modules may be included for transmitting between rings in the hierarchy. The rings are time division multiplexed, and each time slot on a ring carries a frame. According to an address carried within the frame, bridge modules determine whether or not to transmit a frame circulating on a source ring onto a target ring. If the address of the frame indicates a module upon the source ring, the bridge module retransmits the frame on the source ring. Otherwise, the bridge module transmits the frame on the target ring. The bridge module operates in this fashion at any level of the hierarchy. The owner of a time slot on a ring is permitted to release the time slot for use by other modules. To reclaim a time slot, the owner marks the time slot owned.Type: GrantFiled: April 20, 2000Date of Patent: May 7, 2002Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Publication number: 20010047468Abstract: A method and apparatus for switching between threads of a program in response to a long-latency event. In one embodiment, the long-latency events are load or store operations which trigger a thread switch if there is a miss in the level 2 cache. In addition to providing separate groups of registers for multiple threads, a group of program address registers pointing to different threads are provided. A switching mechanism switches between the program address registers in response to the long-latency events.Type: ApplicationFiled: August 8, 2001Publication date: November 29, 2001Applicant: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 6115756Abstract: A computer system employs a hierarchical ring structure for communication. Computer system elements are configured into modules with ring interface hardware, and the modules are coupled to one or more rings. Bridge modules may be included for transmitting between rings in the hierarchy. The rings are time division multiplexed, and each time slot on a ring carries a frame. According to an address carried within the frame, bridge modules determine whether or not to transmit a frame circulating on a source ring onto a target ring. If the address of the frame indicates a module upon the source ring, the bridge module retransmits the frame on the source ring. Otherwise, the bridge module transmits the frame on the target ring. The bridge module operates in this fashion at any level of the hierarchy. The owner of a time slot on a ring is permitted to release the time slot for use by other modules. To reclaim a time slot, the owner marks the time slot owned.Type: GrantFiled: June 27, 1997Date of Patent: September 5, 2000Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 6055613Abstract: A system and method for transferring data over a dedicated memory transfer bus between high and low speed memories of a computer system which share a single real memory address space are disclosed. The dedicated memory transfer bus operates independently from the system bus to avoid any adverse effects on bandwidth and latency of the system bus and to allow virtually any memory hierarchy to be selected. The transfer is controlled by the operating system software upon the execution of instructions issued by the memory management unit. Status information such as "invalid" state is used to direct the transfer.Type: GrantFiled: September 12, 1997Date of Patent: April 25, 2000Assignee: Sun Microsystems Inc.Inventor: Bodo K. Parady
-
Patent number: 6006320Abstract: A processor that includes hardware resources for the operating system that are separate and independent from resources dedicated to user programs. The OS resources preferably include a separate OS arithmetic logic unit (OS/ALU) along with a dedicated instruction buffer, instruction cache and data cache. The OS/ALU is preferably able to control the registers and program address of user processes, and can read a program request register from the user program.Type: GrantFiled: January 21, 1999Date of Patent: December 21, 1999Assignee: Sun Microsystems, Inc.Inventor: Bodo K Parady
-
Patent number: 5812816Abstract: A system and method for transferring data over a dedicated memory transfer bus between high and low speed memories of a computer system which share a single real memory address space are disclosed. The dedicated memory transfer bus operates independently from the system bus to avoid any adverse effects on bandwidth and latency of the system bus and to allow virtually any memory hierarchy to be selected. The transfer is controlled by the operating system software upon the execution of instructions issued by the memory management unit. Status information such as "invalid" state is used to direct the transfer.Type: GrantFiled: February 26, 1997Date of Patent: September 22, 1998Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady
-
Patent number: 5649143Abstract: Logic circuitry and a corresponding method for computing an indexed set address utilized by a cache to mitigate the probability of a conflict miss occurring for a given memory access. Implemented at component or system level, the logic circuitry performs pseudo-random indexing of a set address obtained from a memory address during a memory access by a processor unit. This is accomplished by performing operations consistent with modulo operations on the memory address.Type: GrantFiled: June 2, 1995Date of Patent: July 15, 1997Assignee: Sun Microsystems, Inc.Inventor: Bodo K. Parady