Patents by Inventor Bogyeong Kim
Bogyeong Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240330324Abstract: A density-based data clustering apparatus includes a memory storing a data clustering program, and a processor configured to execute the data clustering program, wherein the data clustering program stores input data, which is added to a sliding window for processing streaming data, together with spatial information and temporal information, removes deviation data deviating from the sliding window, classifies the input data into a core, a border, or noise according to density based on the spatial information and the temporal information, updates a cluster based on a result of classification of the input data and a result of removal of the deviation data, forms the cluster including one or more cores and borders, and updates the cluster through a spanning tree connecting cores within a critical distance by an edge.Type: ApplicationFiled: June 7, 2023Publication date: October 3, 2024Applicant: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Bongki MOON, Kyoseung KOO, Bogyeong KIM, Undraa ENKHBAT
-
Patent number: 12106719Abstract: A display device includes a substrate, a first conductive layer disposed on the substrate, a second conductive layer disposed on the first conductive layer and a third conductive layer disposed on the second conductive layer. The first conductive layer includes a data line extending in a first direction. The second conductive layer includes a first scan line extending in a second direction intersecting the first direction, and a second scan line spaced apart from the first scan line and extending in the second direction. The third conductive layer includes a first driving voltage line extending in the second direction, a first common voltage line spaced apart from the first driving voltage line and extending in the second direction, and a pixel electrode disposed between the first driving voltage line and the first common voltage line in a plan view.Type: GrantFiled: November 13, 2023Date of Patent: October 1, 2024Assignee: Samsung Display Co., Ltd.Inventors: Bogyeong Kim, Doo-Young Lee, Tak-Young Lee, Boyong Chung, Byungseok Choi
-
Publication number: 20240265872Abstract: A display device includes a substrate, a first conductive layer disposed on the substrate, a second conductive layer disposed on the first conductive layer and a third conductive layer disposed on the second conductive layer. The first conductive layer includes a data line extending in a first direction. The second conductive layer includes a first scan line extending in a second direction intersecting the first direction, and a second scan line spaced apart from the first scan line and extending in the second direction. The third conductive layer includes a first driving voltage line extending in the second direction, a first common voltage line spaced apart from the first driving voltage line and extending in the second direction, and a pixel electrode disposed between the first driving voltage line and the first common voltage line in a plan view.Type: ApplicationFiled: November 13, 2023Publication date: August 8, 2024Inventors: BOGYEONG KIM, DOO-YOUNG LEE, TAK-YOUNG LEE, BOYONG CHUNG, BYUNGSEOK CHOI
-
Patent number: 12033583Abstract: A gate driver includes stages. Each stage includes: a first output part for outputting a carry signal in response to a voltage of a first node; a first input part for controlling the voltage of the first node in response to a previous carry signal; a second input part for controlling the voltage of the first node in response to a first next carry signal; a second output part for outputting a scan signal in response to the voltage of the first node; a third output part for outputting a sensing signal in response to the voltage of the first node; and a scan signal control part for applying a first low power voltage to an output terminal of the second output part to which the scan signal is output in response to a second next carry signal of which a pulse is generated before the first next carry signal.Type: GrantFiled: December 8, 2022Date of Patent: July 9, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jonghee Kim, Bogyeong Kim, Tak-Young Lee, Boyong Chung, Byungseok Choi
-
Publication number: 20240112621Abstract: A display device includes a display panel including a plurality of pixels respectively connected to a plurality of data lines and a plurality of scan lines, a data driver which outputs data signals to the plurality of data lines including a first data line and a second data line branched from a data output terminal connected to the data driver, and a scan driver which outputs scan signals to the plurality of scan lines. A first scan output terminal and a second scan output terminal respectively connected to the plurality of scan lines are connected to the scan driver. One of the first scan output terminal and the second scan output terminal is connected to a resistance.Type: ApplicationFiled: June 23, 2023Publication date: April 4, 2024Inventors: Tak-Young LEE, Byungseok CHOI, Bogyeong KIM, Jonghee KIM, Boyong CHUNG
-
Publication number: 20240005879Abstract: A display device includes a display panel including pixels, a gate driver applying gate signals to the pixels, a data driver applying data voltages to the pixels, sensing selected pixels among the pixels, and applying the data voltages to the selected pixels after the selected pixels are sensed in one frame, and a timing controller controlling the gate driver and the data driver.Type: ApplicationFiled: April 8, 2023Publication date: January 4, 2024Inventors: JONGHEE KIM, BOGYEONG KIM, TAK-YOUNG LEE, BOYONG CHUNG, BYUNGSEOK CHOI
-
Patent number: 11862106Abstract: A scan driver includes stages, and first to third clock signals are applied to the stages, respectively. A falling time of the first clock signal is shorter than falling times of the second and third clock signals.Type: GrantFiled: November 3, 2022Date of Patent: January 2, 2024Assignee: Samsung Display Co., Ltd.Inventors: Jonghee Kim, Bogyeong Kim, Dooyoung Lee, Takyoung Lee, Sanguk Lim, BoYong Chung
-
Publication number: 20230402012Abstract: A gate driver includes stages. Each stage includes: a first output part for outputting a carry signal in response to a voltage of a first node; a first input part for controlling the voltage of the first node in response to a previous carry signal; a second input part for controlling the voltage of the first node in response to a first next carry signal; a second output part for outputting a scan signal in response to the voltage of the first node; a third output part for outputting a sensing signal in response to the voltage of the first node; and a scan signal control part for applying a first low power voltage to an output terminal of the second output part to which the scan signal is output in response to a second next carry signal of which a pulse is generated before the first next carry signal.Type: ApplicationFiled: December 8, 2022Publication date: December 14, 2023Inventors: JONGHEE KIM, BOGYEONG KIM, TAK-YOUNG LEE, BOYONG CHUNG, BYUNGSEOK CHOI
-
Publication number: 20230402577Abstract: A display apparatus includes: a substrate defining a display area, and a peripheral; first and second conductive lines sequentially located along a first direction on one side of the peripheral area, the first and second conductive lines each extending in a second direction crossing the first direction; first and second stages located along the second direction on one side of the peripheral area; a first connection line extending in the first direction, and connecting the first conductive line to the first stage; a second connection line extending in the first direction, and connecting the second conductive line to the second stage; and a first auxiliary line extending in the first direction from the first conductive line, and connected to the second connection line. A first length of the first connection line in the first direction is greater than a second length of the second connection line in the first direction.Type: ApplicationFiled: March 7, 2023Publication date: December 14, 2023Inventors: Dooyoung Lee, Bogyeong Kim, Takyoung Lee
-
Publication number: 20230269984Abstract: A display panel includes a base layer, a first conductive layer disposed on the base layer and including a power pattern, a second conductive layer disposed on the first conductive layer, and a first insulating layer disposed between the first conductive layer and the second conductive layer. The first insulating layer is provided with at least one first contact hole defined therethrough and disposed at an upper side in a plan view and at least one second contact hole defined therethrough and disposed at a lower side in a plan view, the first conductive layer is electrically connected to the second conductive layer via the at least one first contact hole and the at least one second contact hole, and a number of the at least one first contact hole is equal to a number of the at least one second contact hole.Type: ApplicationFiled: February 21, 2023Publication date: August 24, 2023Applicant: Samsung Display Co., Ltd.Inventors: DOO-YOUNG LEE, BOGYEONG KIM, TAK-YOUNG LEE, SANG-UK LIM
-
Patent number: 11727885Abstract: A scan driver includes a plurality of stages, each of the plurality of stages including: a first controller to control voltage levels of a first control node and a second control node in response to a first start signal and a second start signal, and to output a first carry signal; a second controller to control voltage levels of a third control node and a fourth control node in response to the first start signal and the second start signal, and to output a second carry signal; and an output circuit including: a pull-up transistor having a gate connected to the first control node; and a pull-down transistor having a gate connected to the third control node. The output circuit is to output a scan signal based on an on voltage output through the pull-up transistor and an off voltage output through the pull-down transistor.Type: GrantFiled: June 23, 2022Date of Patent: August 15, 2023Assignee: Samsung Display Co., Ltd.Inventors: Jonghee Kim, Bogyeong Kim, Takyoung Lee, Boyong Chung, Byungseok Choi
-
Publication number: 20230247878Abstract: A display panel includes a base layer, first to third pixels, data lines, a first voltage line that is connected to the first to third pixels and that extends in a second direction, and an initialization voltage line that is connected to the first to third pixels and that extends in the second direction. Each of the first to third pixels includes a light-emitting element including an anode, a first transistor that is connected between the first voltage line and the anode and that includes a gate electrode, a second transistor connected with a data line of the data lines, a third transistor that is connected between the initialization voltage line and a node and that includes a gate electrode, and a fourth transistor that is connected between the node and the anode and that includes a gate electrode connected with the first voltage line.Type: ApplicationFiled: January 24, 2023Publication date: August 3, 2023Inventors: KANGMOON JO, TAK-YOUNG LEE, BOGYEONG KIM, YANG-HWA CHOI
-
Publication number: 20230186858Abstract: A scan driver includes a plurality of stages, each of the plurality of stages including: a first controller to control voltage levels of a first control node and a second control node in response to a first start signal and a second start signal, and to output a first carry signal; a second controller to control voltage levels of a third control node and a fourth control node in response to the first start signal and the second start signal, and to output a second carry signal; and an output circuit including: a pull-up transistor having a gate connected to the first control node; and a pull-down transistor having a gate connected to the third control node. The output circuit is to output a scan signal based on an on voltage output through the pull-up transistor and an off voltage output through the pull-down transistor.Type: ApplicationFiled: June 23, 2022Publication date: June 15, 2023Inventors: Jonghee Kim, Bogyeong Kim, Takyoung Lee, Boyong Chung, Byungseok Choi
-
Publication number: 20230169926Abstract: A scan driver includes stages, and first to third clock signals are applied to the stages, respectively. A falling time of the first clock signal is shorter than falling times of the second and third clock signals.Type: ApplicationFiled: November 3, 2022Publication date: June 1, 2023Inventors: Jonghee Kim, Bogyeong Kim, Dooyoung Lee, Takyoung Lee, Sanguk Lim, BoYong Chung
-
Patent number: 8932389Abstract: A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains a zincocene having the following formula or a derivative thereof: where R1 and R2 are hydrogen or CnH2n+1. The n is a number selected from 1 to 3, and the R1 and R2 is one selected from the group consisting of hydrogen, a methyl group, an ethyl group and an i-propyl group. A method of depositing a zinc oxide-based thin film includes the following steps of: loading a substrate into a deposition chamber; and supplying the above-described zinc oxide precursor and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. In an exemplary embodiment, the zinc oxide-based thin film may be formed on the substrate via atmospheric pressure chemical vapor deposition.Type: GrantFiled: November 19, 2012Date of Patent: January 13, 2015Assignee: Samsung Corning Precision Materials Co., Ltd.Inventors: Sooho Park, Seohyun Kim, Jeongwoo Park, Taejung Park, YoungZo Yoo, GunSang Yoon, Eun-Ho Choi, Myong Woon Kim, Bogyeong Kim, Hyung Soo Shin, Seung Ho Yoo, Sang Do Lee, Sang Ick Lee, Sang Jun Yim
-
Patent number: 8858694Abstract: A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains an alkyl zinc halide having the following formula: R—Zn—X, where R is an alkyl group CnH2n+1, and X is a halogen group. The n is a number ranging from 1 to 4, and the alkyl group is one selected from among a methyl group, an ethyl group, an i-propyl group and a t-butyl group. The halogen group contains one selected from among F, Br, Cl and I. A method of depositing a zinc oxide-based thin film includes loading a substrate into a deposition chamber; and supplying the zinc oxide precursor which contains the above-described alkyl zinc halide and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. The zinc oxide-based thin film is deposited on the substrate via atmospheric pressure chemical vapor deposition.Type: GrantFiled: November 19, 2012Date of Patent: October 14, 2014Assignee: Samsung Corning Precision Materials Co., Ltd.Inventors: Sooho Park, Seohyun Kim, Jeongwoo Park, Taejung Park, Young Zo Yoo, GunSang Yoon, Eun-Ho Choi, Myong Woon Kim, Bogyeong Kim, Hyung Soo Shin, Seung Ho Yoo, Sang Do Lee, Sang Ick Lee, Sang Jun Yim