Patents by Inventor Brady L. Keays
Brady L. Keays has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220066945Abstract: Methods, systems, and devices for techniques for managed NAND translation with embedded memory systems are described. A host system may generate a first command to access a logical memory address associated with a memory system. The host system may identify a physical memory address of the memory system based on generating the first command. The host system may output to the memory system a second command and the physical memory address, where the second command may be communicated to the memory device using a protocol associated with a controller of the memory system. The memory system may then access memory cells in a memory device associated with the physical memory address based on receiving the second command and the physical memory address.Type: ApplicationFiled: August 27, 2021Publication date: March 3, 2022Inventors: Wanmo Wong, Brady L. Keays
-
Patent number: 9229802Abstract: Methods are described that facilitate the detection and correction of data in memory systems or devices by encoding the data bits of a memory row or block in a non-systematic ECC code. This allows memory embodiments of the present invention to utilize reduced complexity error detection and correction hardware and/or routines to efficiently detect and correct corrupted user data in a segment of memory, such as a sector, word line row, or erase block. User data is not stored in a plaintext format in the memory array, allowing for an increased level of data security. The ECC code is distributed throughout the stored data in the memory segment, increasing the robustness of the ECC code and its resistance to damage or data corruption.Type: GrantFiled: January 16, 2014Date of Patent: January 5, 2016Assignee: Micron Technology, Inc.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Patent number: 8954818Abstract: An embodiment of a method of operating a memory device includes reading data from a memory array into a data buffer, checking the data using a first checker, checking the data using a second checker, and when an error is detected by the first checker and the error is not detected by the second checker returning the data to the memory array from the data buffer.Type: GrantFiled: February 5, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Patent number: 8792277Abstract: Split data error correction code (ECC) circuits including a control circuit coupled to an error correction code (ECC) circuit. The ECC circuit is adapted to generate at least one ECC code from user data of a first physical sector during a data access. The split data ECC circuit is adapted to write the at least one ECC code to a second physical sector if the data access is a write access and to compare the at least one generated ECC code with at least one ECC code stored in a second physical sector if the data access is a read access.Type: GrantFiled: September 16, 2013Date of Patent: July 29, 2014Assignee: Micron Technology, Inc.Inventors: David Eggleston, Anthony Moschopoulos, Michael Murray, Brady L. Keays
-
Patent number: 8782493Abstract: Methods of correcting data in a memory, and memories adapted to correct data, include prioritizing error correction of the read data in response to locations and likely states of known bad or questionable data positions of a segment of a memory array selected for reading.Type: GrantFiled: August 12, 2013Date of Patent: July 15, 2014Assignee: Micron Technology, Inc.Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke
-
Publication number: 20140189475Abstract: An embodiment of a method of operating a memory device includes reading data from a memory array into a data buffer, checking the data using a first checker, checking the data using a second checker, and when an error is detected by the first checker and the error is not detected by the second checker returning the data to the memory array from the data buffer.Type: ApplicationFiled: February 5, 2014Publication date: July 3, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Publication number: 20140136926Abstract: Methods are described that facilitate the detection and correction of data in memory systems or devices by encoding the data bits of a memory row or block in a non-systematic ECC code. This allows memory embodiments of the present invention to utilize reduced complexity error detection and correction hardware and/or routines to efficiently detect and correct corrupted user data in a segment of memory, such as a sector, word line row, or erase block. User data is not stored in a plaintext format in the memory array, allowing for an increased level of data security. The ECC code is distributed throughout the stored data in the memory segment, increasing the robustness of the ECC code and its resistance to damage or data corruption.Type: ApplicationFiled: January 16, 2014Publication date: May 15, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Patent number: 8661312Abstract: Data is read from a memory array. Before being stored in a data buffer, a Hamming code detection operation and a Reed-Solomon code detection operation are operated in parallel to determine if the data word has any errors. The results of the parallel detection operations are communicated to a controller circuit. If an error is present that can be corrected by the Hamming code correction operation, this is performed and the Reed-Solomon code detection operation is performed on the corrected word. If the error is uncorrectable by the Hamming code, the Reed-Solomon code correction operation is performed on the word.Type: GrantFiled: April 5, 2011Date of Patent: February 25, 2014Assignee: Micron Technology, Inc.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Patent number: 8635510Abstract: Methods are described that facilitate the detection and correction of data in memory systems or devices by encoding the data bits of a memory row or block in a non-systematic ECC code. Reduced complexity error detection and correction hardware and/or routines detect and correct corrupted user data in a segment of memory, such as a sector, word line row, or erase block. User data is not stored in a plaintext format in the memory array. The ECC code is distributed throughout the stored data in the memory segment.Type: GrantFiled: September 18, 2008Date of Patent: January 21, 2014Assignee: Micron Technology, Inc.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Publication number: 20130332798Abstract: Methods of correcting data in a memory, and memories adapted to correct data, include prioritizing error correction of the read data in response to locations and likely states of known bad or questionable data positions of a segment of a memory array selected for reading.Type: ApplicationFiled: August 12, 2013Publication date: December 12, 2013Applicant: Micron Technology, Inc.Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke
-
Patent number: 8510634Abstract: Methods include receiving data and an ECC code read from a memory array, generating an ECC code from the received data, and determining whether the received data is corrupted by evaluating the generated ECC code against the ECC code read from the memory array. If the received data is determined to be corrupted, a correction algorithm and a recorded likely state of a known bad/questionable bit of the received data may be used to correct error in the received data. Alternatively, if the received data is determined to be corrupted, the correction algorithm and a recorded location of a known bad/questionable bit of the received data may be used to correct error in the received data.Type: GrantFiled: February 13, 2012Date of Patent: August 13, 2013Assignee: Micron Technology, Inc.Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke
-
Patent number: 8433846Abstract: Methods of operating memory devices, and memory devices configured to perform such methods, including reading Erase Block Management (EBM) data from an erase block of an array of memory cells. The EBM data, corresponding to a state of the particular erase block, is stored in control data spaces of a subset of sectors of the particular erase block.Type: GrantFiled: February 6, 2012Date of Patent: April 30, 2013Assignee: Micron Technology, Inc.Inventor: Brady L. Keays
-
Publication number: 20120144263Abstract: Methods include receiving data and an ECC code read from a memory array, generating an ECC code from the received data, and determining whether the received data is corrupted by evaluating the generated ECC code against the ECC code read from the memory array. If the received data is determined to be corrupted, a correction algorithm and a recorded likely state of a known bad/questionable bit of the received data may be used to correct error in the received data. Alternatively, if the received data is determined to be corrupted, the correction algorithm and a recorded location of a known bad/questionable bit of the received data may be used to correct error in the received data.Type: ApplicationFiled: February 13, 2012Publication date: June 7, 2012Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke
-
Publication number: 20120137056Abstract: Methods of operating memory devices, and memory devices configured to perform such methods, including reading Erase Block Management (EBM) data from an erase block of an array of memory cells. The EBM data, corresponding to a state of the particular erase block, is stored in control data spaces of a subset of sectors of the particular erase block.Type: ApplicationFiled: February 6, 2012Publication date: May 31, 2012Inventor: Brady L. Keays
-
Patent number: 8122321Abstract: Methods of data handling include receiving data having a previously-generated error correction code and generating one or more error correction codes for the data, with each error correction code corresponding to the data having one or more particular bits of the data in differing data states. Such methods further include comparing the generated one or more error correction codes to the previously-generated error correction code, and if a particular one of the generated one or more error correction codes matches the previously-generated error correction code, transmitting the data having its one or more particular bits in the data states corresponding to that particular one of the generated one or more error correction codes. Methods of data handling may further include prioritizing the error correction in response to at least locations of known bad or questionable bits of the data.Type: GrantFiled: August 9, 2010Date of Patent: February 21, 2012Assignee: Micron Technology, Inc.Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke
-
Patent number: 8112573Abstract: An improved Flash memory device with a distributed erase block management (EBM) scheme is detailed that enhances operation and helps minimize write fatigue of the floating gate memory cells of the Flash memory device. The Flash memory device of the invention combines the EBM data in a user data erase block by placing it in an EBM data field of the control data section of the erase block sectors. Therefore distributing the EBM data within the Flash memory erase block structure. This allows the Flash memory to update and/or erase the user data and the EBM data in a single operation, to reduce overhead and speed operation. The Flash memory also reduces the process of EBM data structure write fatigue by allowing the EBM data fields to be load leveled by rotating them with the erase blocks they describe.Type: GrantFiled: November 17, 2008Date of Patent: February 7, 2012Assignee: Micron Technology, Inc.Inventor: Brady L. Keays
-
Publication number: 20110185254Abstract: Data is read from a memory array. Before being stored in a data buffer, a Hamming code detection operation and a Reed-Solomon code detection operation are operated in parallel to determine if the data word has any errors. The results of the parallel detection operations are communicated to a controller circuit. If an error is present that can be corrected by the Hamming code correction operation, this is performed and the Reed-Solomon code detection operation is performed on the corrected word. If the error is uncorrectable by the Hamming code, the Reed-Solomon code correction operation is performed on the word.Type: ApplicationFiled: April 5, 2011Publication date: July 28, 2011Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Patent number: 7930612Abstract: Data is read from a memory array. Before being stored in a data buffer, a Hamming code detection operation and a Reed-Solomon code detection operation are operated in parallel to determine if the data word has any errors. The results of the parallel detection operations are communicated to a controller circuit. If an error is present that can be corrected by the Hamming code correction operation, this is performed and the Reed-Solomon code detection operation is performed on the corrected word. If the error is uncorrectable by the Hamming code, the Reed-Solomon code correction operation is performed on the word.Type: GrantFiled: February 15, 2007Date of Patent: April 19, 2011Assignee: Micron Technology, Inc.Inventors: William H. Radke, Shuba Swaminathan, Brady L. Keays
-
Publication number: 20100318719Abstract: The present disclosure includes methods, memory controllers and devices for wear leveling a memory. One method embodiment includes selecting, in at least a substantially random manner, a number of memory locations as at least a portion of a sample subset, the sample subset including fewer than all memory locations of the memory. A memory location having a particular wear level characteristic is identified from among the sample subset of memory locations, and data is written to the memory location identified from among the sample subset.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Brady L. Keays, Wanmo Wong
-
Publication number: 20100306626Abstract: Methods of data handling include receiving data having a previously-generated error correction code and generating one or more error correction codes for the data, with each error correction code corresponding to the data having one or more particular bits of the data in differing data states. Such methods further include comparing the generated one or more error correction codes to the previously-generated error correction code, and if a particular one of the generated one or more error correction codes matches the previously-generated error correction code, transmitting the data having its one or more particular bits in the data states corresponding to that particular one of the generated one or more error correction codes. Methods of data handling may further include prioritizing the error correction in response to at least locations of known bad or questionable bits of the data.Type: ApplicationFiled: August 9, 2010Publication date: December 2, 2010Inventors: Brady L. Keays, Shuba Swaminathan, William H. Radke