Patents by Inventor Brandon L. Hunt
Brandon L. Hunt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8874973Abstract: Methods and structure for enabling re-training of a DDR memory controller in a storage device without loss of data in the DDR memory devices of the cache memory in response to detecting failure of the memory subsystem during operation of the storage device. In response to detecting a failure of the memory subsystem, the memory controller is reset without resetting the memory devices. The memory controller is then re-trained for operation with the memory device. During the re-training, self-refresh mode of the memory devices is disabled and manual refresh is performed by a processor of the storage device to thereby retain any user data in the memory device.Type: GrantFiled: October 26, 2012Date of Patent: October 28, 2014Assignee: LSI CorporationInventors: Brandon L. Hunt, Luke E. McKay, Moby J. Abraham, Lakshmana M. Anupindi
-
Patent number: 8773926Abstract: A method for robust preamble location and gate training in a Double Data Rate type Three (DDR3) computing environment. A single algorithm is employed to begin sampling a Data Strobe Signal (DQS) at a maximum delay value designed to fall within the driven region of a DQS. The method then begins sampling the DQS in a sequence of delay values from right to left. Each result of the sampling indicating a high state and a low state are stored as well as the occasions where the DQS transitioned from high to low indicating a rising edge. At a consecutive number of samples returning a low state, the method determines the preamble has been reached and discontinues sampling. The method retains the most recently stored rising edge as the first rising edge and configures the result for gate training.Type: GrantFiled: February 10, 2012Date of Patent: July 8, 2014Assignee: LSI CorporationInventors: Brandon L. Hunt, Michael S. Fry
-
Publication number: 20140122922Abstract: Methods and structure for enabling re-training of a DDR memory controller in a storage device without loss of data in the DDR memory devices of the cache memory in response to detecting failure of the memory subsystem during operation of the storage device. In response to detecting a failure of the memory subsystem, the memory controller is reset without resetting the memory devices. The memory controller is then re-trained for operation with the memory device. During the re-training, self-refresh mode of the memory devices is disabled and manual refresh is performed by a processor of the storage device to thereby retain any user data in the memory device.Type: ApplicationFiled: October 26, 2012Publication date: May 1, 2014Applicant: LSI CorporationInventors: Brandon L. Hunt, Luke E. McKay, Moby J. Abraham, Lakshmana M. Anupindi
-
Patent number: 8527815Abstract: A method for detecting a failure in a serial topology. The method may comprise sending a predetermined pattern to a plurality of devices communicatively connected to an initiator in a serial topology; receiving a return result from each of the plurality of devices in response to the predetermined pattern; recognizing a problem associated with a particular device among the plurality of devices, the problem being recognized based on the return result from the particular device; sending a plurality of test patterns to the particular device; receiving a plurality of test results from the particular device in response to the plurality of test patterns; and determining a cause of the problem based on the plurality of test results, the cause of the problem being at least one of: a cable failure and a device failure.Type: GrantFiled: September 16, 2010Date of Patent: September 3, 2013Assignee: LSI CorporationInventors: Jeffrey K. Whitt, Sreedeepti Reddy, Edoardo Daelli, Brandon L. Hunt
-
Publication number: 20130208553Abstract: A method for robust preamble location and gate training in a Double Data Rate type Three (DDR3) computing environment. A single algorithm is employed to begin sampling a Data Strobe Signal (DQS) at a maximum delay value designed to fall within the driven region of a DQS. The method then begins sampling the DQS in a sequence of delay values from right to left. Each result of the sampling indicating a high state and a low state are stored as well as the occasions where the DQS transitioned from high to low indicating a rising edge. At a consecutive number of samples returning a low state, the method determines the preamble has been reached and discontinues sampling. The method retains the most recently stored rising edge as the first rising edge and configures the result for gate training.Type: ApplicationFiled: February 10, 2012Publication date: August 15, 2013Applicant: LSI CORPORATIONInventors: Brandon L. Hunt, Michael S. Fry
-
Patent number: 8385144Abstract: A method for training an electronic memory may include receiving a first delay value and a second delay value. The first delay value and the second delay value may be associated with a first data strobe indicating when to sample data on a first memory lane of the electronic memory. The method may also include determining a difference between the first delay value and the second delay value. The method may further include receiving a third delay value associated with a second data strobe indicating when to sample data on a second memory lane of the electronic memory. The method may also include determining a fourth delay value for the second memory lane of the electronic memory utilizing the third delay value and the determined difference between the first delay value and the second delay value.Type: GrantFiled: February 25, 2011Date of Patent: February 26, 2013Assignee: LSI CorporationInventor: Brandon L. Hunt
-
Publication number: 20120218841Abstract: A method for training an electronic memory may include receiving a first delay value and a second delay value. The first delay value and the second delay value may be associated with a first data strobe indicating when to sample data on a first memory lane of the electronic memory. The method may also include determining a difference between the first delay value and the second delay value. The method may further include receiving a third delay value associated with a second data strobe indicating when to sample data on a second memory lane of the electronic memory. The method may also include determining a fourth delay value for the second memory lane of the electronic memory utilizing the third delay value and the determined difference between the first delay value and the second delay value.Type: ApplicationFiled: February 25, 2011Publication date: August 30, 2012Applicant: LSI CORPORATIONInventor: Brandon L. Hunt
-
Publication number: 20120072772Abstract: A method for detecting a failure in a serial topology. The method may comprise sending a predetermined pattern to a plurality of devices communicatively connected to an initiator in a serial topology; receiving a return result from each of the plurality of devices in response to the predetermined pattern; recognizing a problem associated with a particular device among the plurality of devices, the problem being recognized based on the return result from the particular device; sending a plurality of test patterns to the particular device; receiving a plurality of test results from the particular device in response to the plurality of test patterns; and determining a cause of the problem based on the plurality of test results, the cause of the problem being at least one of: a cable failure and a device failure.Type: ApplicationFiled: September 16, 2010Publication date: March 22, 2012Applicant: LSI CORPORATIONInventors: Jeffrey K. Whitt, Sreedeepti Reddy, Edoardo Daelli, Brandon L. Hunt
-
Patent number: 7581046Abstract: A computer system includes a communication adapter that connects a plurality of virtualized servers to one or more support system devices. The communication adapter includes a master lock register, a processing device, a queue, and a multitude of adapter access registers. Upon initialization, a virtual server asserts ownership over the communication adapter by writing its identification into the master lock register, if the register is empty. Service requests by images are transmitted to the communication adapter with an origination identification (“ID”). This ID is placed in one of the adapter access registers and the service request is placed in the queue. When a support system device responds to the service request, the response is married to the ID and broadcast back to all connected virtualized servers.Type: GrantFiled: November 18, 2004Date of Patent: August 25, 2009Assignee: International Business Machines CorporationInventors: Timothy J. Crawford, Brandon L. Hunt, Brian A. Rinaldi
-
Patent number: 7496701Abstract: A computer system includes a support system that report events, faults, and failures to a master virtual server. While the support system may be accessed and used by a multitude of virtual servers, only the master virtual server can manage the support system. The support system include a master lock register, a heartbeat timer, and a digital processing device (“processor”). Upon initialization and if the master lock register is empty, a virtual server asserts ownership over the support system by writing its identification into the master lock register, becoming the master virtual server. The master virtual server transmits periodic heartbeats to the support system to communicate that it is still viable and in control. If the heartbeat timer expires without communication from the master virtual server, the processor clears the master lock register and transmits a broadcast message inviting all connected virtual servers to attempt to assert control.Type: GrantFiled: November 18, 2004Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Timothy J. Crawford, Brandon L. Hunt, Brian A. Rinaldi, Richard A. Ripberger