Patents by Inventor Brian J. Daniels

Brian J. Daniels has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20190114517
    Abstract: A method of correcting print banding in a printer, including initiating the banding correction process, generating prints with various levels of banding based on different levels of voltages applied to the array of jets, receiving an input from the user selecting the preferred print, and adjusting voltage levels applied to jets corresponding to the preferred print.
    Type: Application
    Filed: October 17, 2017
    Publication date: April 18, 2019
    Inventors: DOUGLAS DEAN DARLING, ERIC HYDE, WALTER SEAN HARRIS, BRIAN J. DANIELS, REID W. GUNNELL, NASSER ALAVIZADEH, LISA M. SCHMIDT, ROBERT MARK JACOBS
  • Patent number: 9266336
    Abstract: An imaging device includes at least one printhead including an aperture plate defining a plurality of apertures, an ink plate and a controller. The at least one printhead is configured to eject liquid ink through the plurality of apertures of the aperture plate. The ink plate is positioned with reference to the aperture plate to enable an ink layer to form between the ink plate and the aperture plate by ink ejected by the printhead. The controller operatively connected to the printhead and configured to operate the printhead to eject the liquid ink to the ink plate to form the link layer.
    Type: Grant
    Filed: April 7, 2015
    Date of Patent: February 23, 2016
    Assignee: Xerox Corporation
    Inventors: Robert M. Jacobs, Reid W. Gunnell, Brian J. Daniels
  • Publication number: 20130311137
    Abstract: A method including collecting physical measurement data from a sensor. The physical measurement data is converted to radiance data. The radiance data includes a plurality of radiance data points. A detection score is generated by processing the radiance data using a discriminant function. The detection score includes a plurality of detection score points corresponding to the plurality of radiance data points. The discriminant function is derived by a fusion technique using a linear log likelihood ratio principle. A detection map is generated by applying a threshold to the detection score. The detection map includes a plurality of detection map points corresponding to the plurality of radiance data points, each detection map point of the plurality of detection map points includes one of a target-indicating value and a clutter-indicating value. A presence or an absence of a target is determined from the detection map.
    Type: Application
    Filed: May 16, 2013
    Publication date: November 21, 2013
    Inventors: Brian J. Daniel, Alen Schaum
  • Patent number: 8475666
    Abstract: A toughening agent composition for increasing the hydrophobicity of an organosilicate glass dielectric film when applied to said film. It includes a component capable of alkylating or arylating silanol moieties of the organosilicate glass dielectric film via silylation, and an activating agent selected from the group consisting of an amine, an onium compound and an alkali metal hydroxide.
    Type: Grant
    Filed: September 15, 2004
    Date of Patent: July 2, 2013
    Assignee: Honeywell International Inc.
    Inventors: Teresa A. Ramos, Robert R. Roth, Anil S. Bhanap, Paul G. Apen, Denis H. Endisch, Brian J. Daniels, Ananth Naman, Nancy Iwamoto, Roger Y. Leung
  • Patent number: 7678712
    Abstract: The invention concerns a method for applying a surface modification agent composition for organosilicate glass dielectric films. More particularly, the invention pertains to a method for treating a silicate or organosilicate dielectric film on a substrate, which film either comprises silanol moieties or has had at least some previously present carbon containing moieties removed therefrom. The treatment adds carbon containing moieties to the film and/or seals surface pores of the film, when the film is porous.
    Type: Grant
    Filed: March 22, 2005
    Date of Patent: March 16, 2010
    Assignee: Honeywell International, Inc.
    Inventors: Anil S. Bhanap, Robert R. Roth, Kikue S. Burnham, Brian J. Daniels, Denis H. Endisch, Ilan Golecki
  • Publication number: 20090026924
    Abstract: A method for forming a substantially transparent nanoporous organosilicate film on a substantially transparent substrate, for use in optical lighting devices such as organic light emitting diodes (OLEDs). The method includes first preparing a composition comprising a silicon containing pre-polymer, a porogen, and a catalyst. The composition is coated onto a substrate which is substantially transparent to visible light, forming a film thereon. The film is then gelled by crosslinking and cured by heating, such that the resulting cured film is substantially transparent to visible light. It is preferred that both the substrate and the nanoporous film are at least 98% transparent to visible light. Optical devices which include the resulting structures of this invention exhibit improved light extraction and illuminance where the nanoporous organosilicate film has a low refractive index in the range of 1.05 to 1.4, serving as an impedance matching layer in such devices.
    Type: Application
    Filed: October 31, 2007
    Publication date: January 29, 2009
    Inventors: Roger Y. Leung, De-Ling Zhou, Wenya Fan, Peter A. Smith, Paul G. Apen, Brian J. Daniels, Ananth Naman, Teresa A. Ramos, Robert R. Roth
  • Patent number: 7153783
    Abstract: The present invention relates to semiconductor device fabrication and more specifically to a method and material for forming high density shallow trench isolation structures in integrated circuits capable of withstanding wet etch treatments. A silica dielectric film is formed on a substrate. The silica dielectric film has a density of from about 1.0 to about 2.3 g/ml, a SiC:SiO bond ratio of about 0.015 or more, a dielectric constant of about 4.0 or less, a breakdown voltage of about 2 MV/cm or more, and a wet etch resistance in a 100:1 by volume mixture of water and hydrogen fluoride of about 30 ?/minute or less.
    Type: Grant
    Filed: July 7, 2004
    Date of Patent: December 26, 2006
    Assignee: Honeywell International Inc.
    Inventors: Victor Lu, Lei Jin, Arlene J. Suedmeyer, Denis H. Endisch, Paul G. Apen, Brian J. Daniels, Deling Zhou, Ananth Naman
  • Patent number: 6818552
    Abstract: A method of forming a microelectronic device while preventing photoresist poisoning. Various layers of conductive metals and dielectric materials are deposited onto a substrate in selective sequence to form an integrated circuit. Vias and trenches are formed throughout the structure by exposing and patterning a photoresist material. The dielectric materials of the insulating layers are protected from the photoresist to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.
    Type: Grant
    Filed: September 13, 2002
    Date of Patent: November 16, 2004
    Assignee: Honeywell International, Inc.
    Inventors: Brian J. Daniels, Jude A. Dunne, Joseph T. Kennedy
  • Patent number: 6600637
    Abstract: A magnetic data storage and retrieval system has a bottom shield, a first half gap positioned on the bottom shield, a sensor layer positioned on the first half gap, a second half gap positioned on the sensor layer; and a top shield positioned on the second half gap. The sensor layer includes a magnetoresistive sensor having sidewalls and a barrier surrounding and in direct contact with the sidewalls of the magnetoresistive sensor.
    Type: Grant
    Filed: April 3, 2000
    Date of Patent: July 29, 2003
    Assignee: Seagate Technology, L.L.C.
    Inventors: Hong Wang, Robbee L. Grimm, Matthew T. Johnson, John P. Spangler, Craig A. Ballentine, Qing He, Steven C. Riemer, Brian J. Daniels
  • Patent number: 6583047
    Abstract: A method of forming a microelectronic device while preventing photoresist poisoning. Various layers of conductive metals and dielectric materials are deposited onto a substrate in selective sequence to form an integrated circuit. Vias and trenches are formed throughout the structure by exposing and patterning a photoresist material. The dielectric materials of the insulating layers are protected from the photoresist to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.
    Type: Grant
    Filed: December 26, 2000
    Date of Patent: June 24, 2003
    Assignee: Honeywell International, Inc.
    Inventors: Brian J. Daniels, Jude A. Dunne, Joseph T. Kennedy
  • Publication number: 20030032274
    Abstract: A method, of forming a microelectronic device while preventing photoresist poisoning. Various layers of conductive metals and dielectric materials are deposited onto a substrate in selective sequence to form an integrated circuit. Vias and trenches are formed throughout the structure by exposing and patterning a photoresist material. The dielectric materials of the insulating layers are protected from the photoresist to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.
    Type: Application
    Filed: September 13, 2002
    Publication date: February 13, 2003
    Inventors: Brian J. Daniels, Jude A. Dunne, Joseph T. Kennedy
  • Publication number: 20020081834
    Abstract: A method of forming a microelectronic device while preventing photoresist poisoning. Various layers of conductive metals and dielectric materials are deposited onto a substrate in selective sequence to form an integrated circuit. Vias and trenches are formed throughout the structure by exposing and patterning a photoresist material. The dielectric materials of the insulating layers are protected from the photoresist to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.
    Type: Application
    Filed: December 26, 2000
    Publication date: June 27, 2002
    Applicant: Honeywell International Inc.
    Inventors: Brian J. Daniels, Jude A. Dunne, Joseph T. Kennedy
  • Patent number: 6004878
    Abstract: Sidewall spacers, adjacent a gate electrode and source/drain regions of a MOS transistor are formed of a dielectric material that can be etched selectively to the material selected as the isolation dielectric. A layer of silicide forming metal is deposited overlying the MOS transistor and heated, wherein silicide regions are formed where the metal makes contact with silicon, for example, in the gate electrode and source/drain regions. At least a portion of the sidewall spacers are etched-away and silicide stringers, if formed on the spacers, are removed.
    Type: Grant
    Filed: February 12, 1998
    Date of Patent: December 21, 1999
    Assignee: National Semiconductor Corporation
    Inventors: Michael E. Thomas, Brian J. Daniels