Patents by Inventor Brian James Kaczynski
Brian James Kaczynski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11289062Abstract: Methods and digital circuits provide frequency correction to frequency synthesizers. Dual switched-capacitor voltage detectors connected to an input signal periodically sample the voltage of the input signal, and then determine a fundamental frequency of the input signal from the output of the dual switched-capacitor voltage detectors. The sample period of the dual switched-capacitor voltage detectors is proportional to a time period between a previous pair of voltage peaks detected in the input signal, thereby eliminating harmonic components in the original signal which might otherwise cause errors in frequency estimation without causing unwanted sluggishness in the transient response of the frequency detection process. The time period between the previous pair of detected voltage peaks is used to create a decay signal that initiates a capacitor decay time for each voltage detector.Type: GrantFiled: October 7, 2019Date of Patent: March 29, 2022Assignee: SECOND SOUND, LLCInventor: Brian James Kaczynski
-
Publication number: 20210358464Abstract: Methods and digital circuits provide frequency correction to frequency synthesizers. Dual switched-capacitor voltage detectors connected to an input signal periodically sample the voltage of the input signal, and then determine a fundamental frequency of the input signal from the output of the dual switched-capacitor voltage detectors. The sample period of the dual switched-capacitor voltage detectors is proportional to a time period between a previous pair of voltage peaks detected in the input signal, thereby eliminating harmonic components in the original signal which might otherwise cause errors in frequency estimation without causing unwanted sluggishness in the transient response of the frequency detection process. The time period between the previous pair of detected voltage peaks is used to create a decay signal that initiates a capacitor decay time for each voltage detector.Type: ApplicationFiled: October 7, 2019Publication date: November 18, 2021Applicant: Second Sound LLCInventor: Brian James Kaczynski
-
Patent number: 10303423Abstract: Methods and systems including music synthesizers for synchronous sampling of analog signals are disclosed. A music synthesizer can include an adaptive low-pass filter, a synchronous sample clock generator, a digital signal processor, an analog-to-digital converter, and a digital-to-analog converter. The synchronous sample clock generator creates a synchronous sample clock signal using a filtered audio signal, as well as an “up” pulse and a “down” pulse, all of which are utilized by the digital signal processor to perform operations on the audio signal. The digital signal processor generates a clean sample clock for resampling the original audio signal to the synchronous sample clock rate.Type: GrantFiled: September 25, 2015Date of Patent: May 28, 2019Assignee: Second Sound, LLCInventor: Brian James Kaczynski
-
Patent number: 9824673Abstract: Methods and digital circuits providing frequency correction to frequency synthesizers are disclosed. An FLL digital circuit is provided that is configured to handle a reference frequency that is dynamic and ranges over a multi-decade range of frequencies. The FLL circuit includes a digital frequency iteration engine that allows for detection of disappearance of a reference frequency. When the digital frequency iteration engine detects that the reference frequency signal is not available, the oscillator generated frequency is not corrected, and the last value of the oscillator generated frequency is held until the reference frequency signal becomes available again. This FLL circuit is also preceded by a low-pass filter which is dynamically tuned to the frequency to which the FLL locks, eliminating harmonic components in the original signal which might otherwise cause errors in frequency estimation.Type: GrantFiled: June 18, 2017Date of Patent: November 21, 2017Assignee: Second Sound LLCInventors: Brian James Kaczynski, Noam Lavi
-
Publication number: 20170287458Abstract: Methods and digital circuits providing frequency correction to frequency synthesizers are disclosed. An FLL digital circuit is provided that is configured to handle a reference frequency that is dynamic and ranges over a multi-decade range of frequencies. The FLL circuit includes a digital frequency iteration engine that allows for detection of disappearance of a reference frequency. When the digital frequency iteration engine detects that the reference frequency signal is not available, the oscillator generated frequency is not corrected, and the last value of the oscillator generated frequency is held until the reference frequency signal becomes available again. This FLL circuit is also preceded by a low-pass filter which is dynamically tuned to the frequency to which the FLL locks, eliminating harmonic components in the original signal which might otherwise cause errors in frequency estimation.Type: ApplicationFiled: June 18, 2017Publication date: October 5, 2017Inventors: Brian James Kaczynski, Noam Lavi
-
Patent number: 9685964Abstract: Methods and digital circuits providing frequency correction to frequency synthesizers are disclosed. An FLL digital circuit is provided that is configured to handle a reference frequency that is dynamic and ranges over a multi-decade range of frequencies. The FLL circuit includes a digital frequency iteration engine that allows for detection of disappearance of a reference frequency. When the digital frequency iteration engine detects that the reference frequency signal is not available, the oscillator generated frequency is not corrected, and the last value of the oscillator generated frequency is held until the reference frequency signal becomes available again.Type: GrantFiled: September 25, 2015Date of Patent: June 20, 2017Assignee: Second Sound LLCInventor: Brian James Kaczynski
-
Patent number: 9419662Abstract: A variable attenuator can be used with high-voltage radio-frequency signals. The attenuator can provide wide dynamic range with little loss at the lowest attenuation level. The attenuator may be implemented in digital integrated circuit processes and occupies small integrated circuit area. Additionally, the use of circuit elements external to the SoC may be reduced. The attenuator uses multiple attenuator cells connected in parallel to an RF input and RF output. The attenuator cells use capacitive dividers with pair of capacitors laid out in the same integrated circuit area. The capacitors are also laid out so that the RF input shields the RF output from ground to avoid parasitic capacitance on the RF output.Type: GrantFiled: November 7, 2014Date of Patent: August 16, 2016Assignee: QUALCOMM INCORPORATEDInventors: Brian James Kaczynski, Emmanouil Terrovitis
-
Publication number: 20160134312Abstract: A variable attenuator can be used with high-voltage radio-frequency signals. The attenuator can provide wide dynamic range with little loss at the lowest attenuation level. The attenuator may be implemented in digital integrated circuit processes and occupies small integrated circuit area. Additionally, the use of circuit elements external to the SoC may be reduced. The attenuator uses multiple attenuator cells connected in parallel to an RF input and RF output. The attenuator cells use capacitive dividers with pair of capacitors laid out in the same integrated circuit area. The capacitors are also laid out so that the RF input shields the RF output from ground to avoid parasitic capacitance on the RF output.Type: ApplicationFiled: November 7, 2014Publication date: May 12, 2016Inventors: Brian James Kaczynski, Emmanouil Terrovitis
-
Patent number: 8614638Abstract: A hybrid SAR ADC can be implemented to reduce the number of operations that are executed to convert an analog input signal into its digital representation. Pipeline processing operations can be executed on the analog input signal to generate pipeline bits (MSBs of the digital representation) and an analog residue signal. The analog residue signal can be compared against a plurality of thresholds to generate comparator bits that are indicative of a range associated with a subset of the predetermined thresholds that correspond to the analog residue signal. Successive approximation analog-to-digital conversion operations can be executed on the analog residue signal to generate successive approximation bits. The digital representation can be determined based, at least in part, on the pipeline bits, the comparator bits, and the successive approximation bits.Type: GrantFiled: June 19, 2012Date of Patent: December 24, 2013Assignee: QUALCOMM IncorporatedInventors: Sotirios Limotyrakis, Michael Peter Mack, Hyunsik Park, Sang-Min Lee, Brian James Kaczynski, MeeLan Lee
-
Publication number: 20130335250Abstract: A hybrid SAR ADC can be implemented to reduce the number of operations that are executed to convert an analog input signal into its digital representation. Pipeline processing operations can be executed on the analog input signal to generate pipeline bits (MSBs of the digital representation) and an analog residue signal. The analog residue signal can be compared against a plurality of thresholds to generate comparator bits that are indicative of a range associated with a subset of the predetermined thresholds that correspond to the analog residue signal. Successive approximation analog-to-digital conversion operations can be executed on the analog residue signal to generate successive approximation bits. The digital representation can be determined based, at least in part, on the pipeline bits, the comparator bits, and the successive approximation bits.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Applicant: QUALCOMM ATHEROS, INCInventors: Sotirios LIMOTYRAKIS, Michael Peter MACK, Hyunsik PARK, Sang-Min LEE, Brian James KACZYNSKI, MeeLan LEE