Patents by Inventor Brian McFarlane
Brian McFarlane has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11023326Abstract: An embodiment of a semiconductor apparatus for use with a persistent storage media may include technology to detect a power interruption event, and track an amount of off-time for a persistent storage media after the detected power interruption event. Other embodiments are disclosed and claimed.Type: GrantFiled: March 6, 2019Date of Patent: June 1, 2021Assignee: Intel CorporationInventors: Andrew Morning-Smith, Brian Mcfarlane, Emily P. Chung, William Glennan
-
Publication number: 20190205214Abstract: An embodiment of a semiconductor apparatus for use with a persistent storage media may include technology to detect a power interruption event, and track an amount of off-time for a persistent storage media after the detected power interruption event. Other embodiments are disclosed and claimed.Type: ApplicationFiled: March 6, 2019Publication date: July 4, 2019Inventors: Andrew Morning-Smith, Brian Mcfarlane, Emily P. Chung, William Glennan
-
Patent number: 8528925Abstract: A running board attachment. The running board attachment forms a barrier to restrict the passage of objects through the area between a vehicle body and a running board mounted distantly from the vehicle body.Type: GrantFiled: November 24, 2009Date of Patent: September 10, 2013Inventor: Brian McFarlane
-
Publication number: 20110313497Abstract: A device, combining a component of aerogel insulation with a heating or cooling component, for therapeutic, thermoregulatory, or therapeutic and thermoregulatory use with people or animals. Aerogels perform well as insulators for both high-temperature and low-temperature or cryogenic insulation. The aerogel insulation component and the heating and/or cooling component are enclosed in a structure that supports and retains the components. In some embodiments, a therapeutic garment includes an aerogel insulation layer and a heating and/or cooling system, both positioned between an inner layer and an outer layer. Some embodiments also include a middle layer separating the aerogel insulation layer from the heating and/or cooling system. In some embodiments, an aerogel insulation layer comprises a carrier material permeated with diffused fragments of aerogel material.Type: ApplicationFiled: June 21, 2010Publication date: December 22, 2011Inventor: Brian MCFARLANE
-
Publication number: 20110079981Abstract: A running board attachment. The running board attachment forms a barrier to restrict the passage of objects through the area between a vehicle body and a running board mounted distantly from the vehicle body.Type: ApplicationFiled: November 24, 2009Publication date: April 7, 2011Inventor: Brian McFarlane
-
Publication number: 20050003059Abstract: The present invention relates generally to a system for packaging foodstuffs such as beef, pork, seafood and poultry products wherein the system provides an apparatus and various methods for exposing the food products to one or more gases, or a blend of gases, in a series of steps controlling the pressure of the chamber during one or more flushing operations wherein at least some of the gas or gases associated with at least one flush are allowed to at least partially penetrate the structure of the food product, and thereafter sealing the food product in a container.Type: ApplicationFiled: June 30, 2004Publication date: January 6, 2005Applicant: TYSON FRESH MEATS, INC.Inventors: Brian McFarlane, Gary Lockhorn, John Lukassen, Morrie Mildrum
-
Patent number: 5493149Abstract: A bipolar lateral device is disclosed having a high BV.sub.ceo. The device is formed according to a single polysilicon process. In one embodiment silicide is excluded from the surface of the N+ doped polysilicon protecting the N- base width region of the device and the resulting device has a BV.sub.ceo of 8 to 10 V. In another embodiment, the silicide is excluded from the surface of the polysilicon protecting the n-base width region and the polysilicon is maintained as intrinsic polysilicon. The resulting device has a BV.sub.ceo of about 20 V. The devices are useful as voltage clamping devices in programmable logic circuits which must withstand a collector to emitter reverse bias voltage that is sufficient to program either vertical fuse or lateral fuse devices.Type: GrantFiled: February 23, 1994Date of Patent: February 20, 1996Assignee: National Semiconductor CorporationInventors: Rick C. Jerome, Brian McFarlane, Frank Marazita
-
Patent number: 5436496Abstract: A vertical fuse structure including a lightly-doped shallow emitter 30 provides improved fusing characteristics. The structure includes a buried collector 14, an overlying base 30, and an emitter 44 above the base 30. In one preferred embodiment, the emitter 44 extends about 0.2 microns from the upper surface and has a dopant concentration of about 8.times.1019 atoms of arsenic per cubic centimeter at the surface. A lightly doped base region 30 extends for about 0.46 microns below the emitter 44 to the collector 14. The upper surface of emitter 44 includes a metal contact 60. Heating the metal 60/emitter 44 interface to its eutectic melting point using a current or voltage pulse causes the aluminum to short through the emitter 44 to the base 30. Shorting the emitter programs the fuse. A second preferred embodiment uses polysilicon as an interconnecting medium.Type: GrantFiled: February 14, 1994Date of Patent: July 25, 1995Assignee: National Semiconductor CorporationInventors: Rick C. Jerome, Ronald P. Kovacs, George E. Ganschow, Lawrence K. C. Lam, James L. Bouknight, Frank Marazita, Brian McFarlane, Ali Iranmanesh
-
Patent number: 5355015Abstract: A lateral pnp transistor for use in programmable logic arrays. The lateral pnp has a layer of oxide disposed between a polysilicon layer and the base along the base width. The oxide layer prevents diffusion of the N+ dopant contained in the polysilicon layer into the N- base region. The base region thus remains N- and the resulting transistor has improved breakdown voltage characteristics while retaining the speed advantages of polysilicon contact layers. The lateral pnp transistor is manufactured by a method which requires minimal deviation from other methods used to manufacture lateral pnp transistors.Type: GrantFiled: November 27, 1991Date of Patent: October 11, 1994Assignee: National Semiconductor CorporationInventors: Brian McFarlane, Frank Marazita, John E. Readdie
-
Patent number: 5298440Abstract: A bipolar lateral device is disclosed having a high BV.sub.ceo. The device is formed according to a single polysilicon process. In one embodiment silicide is excluded from the surface of the N+ doped polysilicon protecting the N- base width region of the device and the resulting device has a BV.sub.ceo of 8 to 10 V. In another embodiment, the silicide is excluded from the surface of the polysilicon protecting the n-base width region and the polysilicon is maintained as intrinsic polysilicon. The resulting device has a BV.sub.ceo of about 20 V. The devices are useful as voltage clamping devices in programmable logic circuits which must withstand a collector to emitter reverse bias voltage that is sufficient to program either vertical fuse or lateral fuse devices.Type: GrantFiled: January 22, 1993Date of Patent: March 29, 1994Assignee: National Semiconductor CorporationInventors: Rick C. Jerome, Brian McFarlane, Frank Marazita
-
Patent number: 5298437Abstract: A method for fabricating a diode, for example, for use in a Schottky clamped transistor, which as a process step disposes a layer of oxide between the substrate and the overlying layer of polysilicon which must ultimately be etched away. The oxide layer permits use of an end point dry etch process which in turn allows greater miniaturization of the circuit over wet etch processes. Use of the end point process made feasible by the oxide layer also prevents overetch of the silicon material. As a result, a more ideal metal silicide anode-to-substrate Schottky barrier is formed with corresponding improvements in the diode ideality factor. In addition the oxide layer eliminates Schottky mask alignment problems and further improves diode performance characteristics by elimination of parasitic diodes. The process can be implemented with minimal deviation from other core processes used to fabricate similar circuits.Type: GrantFiled: July 28, 1992Date of Patent: March 29, 1994Assignee: National Semiconductor CorporationInventors: Brian McFarlane, Frank Marazita, John E. Readdie