Patents by Inventor Brian S. Doyle
Brian S. Doyle has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240114694Abstract: Backside integrated circuit capacitor structures. In an example, a capacitor structure includes a layer of ferroelectric material between first and second electrodes. The first electrode can be connected to a transistor terminal by a backside contact that extends downward from a bottom surface of the transistor terminal to the first electrode. The transistor terminal can be, for instance, a source or drain region, and the backside contact can be self-aligned with the source or drain region. The second electrode can be connected to a backside interconnect feature. In some cases, the capacitor has a height that extends through at least one backside interconnect layer. In some cases, the capacitor is a multi-plate capacitor in which the second conductor is one of a plurality of plate line conductors arranged in a staircase structure. The capacitor structure may be, for example, part of a non-volatile memory device or the cache of a processor.Type: ApplicationFiled: September 30, 2022Publication date: April 4, 2024Applicant: Intel CorporationInventors: Sourav Dutta, Nazila Haratipour, Uygar E. Avci, Vachan Kumar, Christopher M. Neumann, Shriram Shivaraman, Sou-Chi Chang, Brian S. Doyle
-
Patent number: 11895846Abstract: A ferroelectric field-effect transistor (FeFET) includes first and second gate electrodes, source and drain regions, a semiconductor region between and physically connecting the source and drain regions, a first gate dielectric between the semiconductor region and the first gate electrode, and a second gate dielectric between the semiconductor region and the second gate electrode. The first gate dielectric includes a ferroelectric dielectric. In an embodiment, a memory cell includes this FeFET, with the first gate electrode being electrically connected to a wordline and the drain region being electrically connected to a bitline. In another embodiment, a memory array includes wordlines extending in a first direction, bitlines extending in a second direction, and a plurality of such memory cells at crossing regions of the wordlines and the bitlines. In each memory cell, the wordline is a corresponding one of the wordlines and the bitline is a corresponding one of the bitlines.Type: GrantFiled: February 16, 2022Date of Patent: February 6, 2024Assignee: Intel CorporationInventors: Abhishek A. Sharma, Brian S. Doyle, Ravi Pillarisetty, Prashant Majhi, Elijah V. Karpov
-
Patent number: 11764282Abstract: A transistor, including an antiferroelectric (AFE) gate dielectric layer is described. The AFE gate dielectric layer may be crystalline and include oxygen and a dopant. The transistor further includes a gate electrode on the AFE gate dielectric layer, a source structure and a drain structure on the substrate, where the gate electrode is between the source structure and the drain structure. The transistor further includes a source contact coupled with the source structure and a drain contact coupled with the drain structure.Type: GrantFiled: September 2, 2021Date of Patent: September 19, 2023Assignee: Intel CorporationInventors: Ravi Pillarisetty, Brian S. Doyle, Abhishek A. Sharma, Prashant Majhi, Willy Rachmady, Jack T. Kavalieros, Gilbert Dewey
-
Patent number: 11735595Abstract: Thin film tunnel field effect transistors having relatively increased width are described. In an example, integrated circuit structure includes an insulator structure above a substrate. The insulator structure has a topography that varies along a plane parallel with a global plane of the substrate. A channel material layer is on the insulator structure. The channel material layer is conformal with the topography of the insulator structure. A gate electrode is over a channel portion of the channel material layer on the insulator structure. A first conductive contact is over a source portion of the channel material layer on the insulator structure, the source portion having a first conductivity type. A second conductive contact is over a drain portion of the channel material layer on the insulator structure, the drain portion having a second conductivity type opposite the first conductivity type.Type: GrantFiled: April 14, 2022Date of Patent: August 22, 2023Assignee: Intel CorporationInventors: Prashant Majhi, Brian S. Doyle, Ravi Pillarisetty, Abhishek A. Sharma, Elijah V. Karpov
-
Publication number: 20230223475Abstract: Disclosed herein are transistors with ferroelectric gates, and related methods and devices. For example, in some embodiments, a transistor may include a channel material, and a gate stack, and the gate stack may include a gate electrode material and a ferroelectric material between the gate electrode material and the channel material.Type: ApplicationFiled: February 27, 2023Publication date: July 13, 2023Applicant: Intel CorporationInventors: Abhishek A. Sharma, Ravi Pillarisetty, Brian S. Doyle, Elijah V. Karpov, Prashant Majhi, Gilbert W. Dewey, Benjamin Chu-Kung, Van H. Le, Jack T. Kavalieros, Tahir Ghani
-
Patent number: 11640839Abstract: A 1S-1T ferroelectric memory cell is provided that include a transistor and a two-terminal selector device. The transistor exhibits a low conductive state and a high conductive state (channel resistance), depending on drive voltage. The two-terminal selector device exhibits one of an ON-state and an OFF-state depending upon whether the transistor is in its low conductive state or its high conductive state. The transistor may be, for instance, a ferroelectric gate vertical transistor. Modulation of a polarization state of ferroelectric material of the vertical transistor may be utilized to switch the state of the selector device. The memory cell may thus selectively be operated in one of an ON-state and an OFF-state depending upon whether the selector device is in its ON-state or OFF-state.Type: GrantFiled: January 6, 2022Date of Patent: May 2, 2023Assignee: Intel CorporationInventors: Abhishek A. Sharma, Brian S. Doyle, Ravi Pillarisetty, Prashant Majhi, Elijah V. Karpov
-
Patent number: 11640995Abstract: Ferroelectric field effect transistors (FeFETs) having band-engineered interface layers are described. In an example, an integrated circuit structure includes a semiconductor channel layer above a substrate. A metal oxide material is on the semiconductor channel layer, the metal oxide material having no net dipole. A ferroelectric oxide material is on the metal oxide material. A gate electrode is on the ferroelectric oxide material, the gate electrode having a first side and a second side opposite the first side. A first source/drain region is at the first side of the gate electrode, and a second source/drain region is at the second side of the gate electrode.Type: GrantFiled: June 20, 2017Date of Patent: May 2, 2023Assignee: Intel CorporationInventors: Prashant Majhi, Brian S. Doyle, Kevin P. O'Brien, Abhishek A. Sharma, Elijah V. Karpov, Kaan Oguz
-
Publication number: 20230086977Abstract: Described herein are integrated circuit (IC) devices that include devices that include fin-based field-effect transistors (FinFETs) integrated over gate-all-around (GAA) transistors. The GAA transistors may serve to provide high-performance compute logic, and may be relatively low-voltage transistors, while FinFETs may be more suitable than GAA transistors for providing high-voltage transistors, and, therefore, may serve to provide peripheral logic for backend memory arrays implemented over the same support structure over which the GAA transistors and the FinFETs are provided. Such an arrangement may address the fundamental voltage incompatibility by integrating a mix of FinFETs and GAA transistors in stacked complimentary FET (CFET) architecture to enable embedded 1T-1X based memories.Type: ApplicationFiled: September 17, 2021Publication date: March 23, 2023Applicant: Intel CorporationInventors: Prashant Majhi, Brian S. Doyle, Van H. Le, Abhishek A. Sharma
-
Patent number: 11605671Abstract: Embedded non-volatile memory structures having double selector elements are described. In an example, a memory device includes a word line. A double selector element is above the word line. The double selector element includes a first selector material layer, a second selector material layer different than the first selector material layer, and a conductive layer directly between the first selector material layer and the second selector material layer. A bipolar memory element is above the word line. A conductive electrode is between the double selector element and the bipolar memory element. A bit line is above the word line.Type: GrantFiled: December 16, 2021Date of Patent: March 14, 2023Assignee: Intel CorporationInventors: Prashant Majhi, Ravi Pillarisetty, Elijah V. Karpov, Brian S. Doyle, Abhishek A. Sharma
-
Publication number: 20230022167Abstract: Integrated circuit (IC) assemblies with stacked compute logic and memory dies, and associated systems and methods, are disclosed. One example IC assembly includes a compute logic die and a stack of memory dies provided above and coupled to the compute logic die, where one or more of the memory dies closest to the compute logic die include memory cells with transistors that are thin-film transistors (TFTs), while one or more of the memory dies further away from the compute logic die include memory cells with non-TFT transistors. Another example IC assembly includes a similar stack of compute logic die and memory dies where one or more of the memory dies closest to the compute logic die include static random-access memory (SRAM) cells, while one or more of the memory dies further away from the compute logic die include memory cells of other memory types.Type: ApplicationFiled: July 22, 2021Publication date: January 26, 2023Applicant: Intel CorporationInventors: Prashant Majhi, Brian S. Doyle, Abhishek A. Sharma, Van H. Le
-
Publication number: 20230008261Abstract: Memory cells with non-planar memory materials that include FE or AFE materials are described. An example memory cell includes a transistor provided over a support structure, where a memory material is integrated with a transistor gate. The channel material and the memory material are non-planar in that each includes a horizontal portion substantially parallel to the support structure, and a first and a second sidewall portions, each of which is substantially perpendicular to the support structure, where the horizontal portion of the memory material is between the horizontal portion of the channel material and a gate electrode material of the transistor gate, the first sidewall of the memory material is between the first sidewall of the channel material and the gate electrode material, and the second sidewall of the memory material is between the second sidewall of the channel material and the gate electrode material.Type: ApplicationFiled: July 12, 2021Publication date: January 12, 2023Applicant: Intel CorporationInventors: Abhishek A. Sharma, Van H. Le, Brian S. Doyle, Prashant Majhi
-
Patent number: 11522011Abstract: Embedded non-volatile memory structures having selector elements with ballast are described. In an example, a memory device includes a word line. A selector element is above the word line. The selector element includes a selector material layer and a ballast material layer different than the selector material layer. A bipolar memory element is above the word line. A conductive electrode is between the elector element and the bipolar memory element. A bit line is above the word line.Type: GrantFiled: September 13, 2017Date of Patent: December 6, 2022Assignee: Intel CorporationInventors: Prashant Majhi, Ravi Pillarisetty, Elijah V. Karpov, Brian S. Doyle, Abhishek A. Sharma
-
Publication number: 20220262860Abstract: Disclosed herein are selector devices and related devices and techniques. In some embodiments, a selector device may include a first electrode, a second electrode, and a selector material between the first electrode and the second electrode. The selector material may include germanium, tellurium, and sulfur.Type: ApplicationFiled: May 4, 2022Publication date: August 18, 2022Applicant: Intel CorporationInventors: Elijah V. Karpov, Brian S. Doyle, Ravi Pillarisetty, Prashant Majhi, Abhishek A. Sharma
-
Publication number: 20220246646Abstract: Thin film tunnel field effect transistors having relatively increased width are described. In an example, integrated circuit structure includes an insulator structure above a substrate. The insulator structure has a topography that varies along a plane parallel with a global plane of the substrate. A channel material layer is on the insulator structure. The channel material layer is conformal with the topography of the insulator structure. A gate electrode is over a channel portion of the channel material layer on the insulator structure. A first conductive contact is over a source portion of the channel material layer on the insulator structure, the source portion having a first conductivity type. A second conductive contact is over a drain portion of the channel material layer on the insulator structure, the drain portion having a second conductivity type opposite the first conductivity type.Type: ApplicationFiled: April 14, 2022Publication date: August 4, 2022Inventors: Prashant Majhi, Brian S. Doyle, Ravi Pillarisetty, Abhishek A. Sharma, Elijah V. Karpov
-
Patent number: 11404639Abstract: Disclosed herein are selector devices and related devices and techniques. For example, in some embodiments, a selector device may include a first electrode, a second electrode, and a selector material stack between the first electrode and the second electrode. The selector material stack may include a dielectric material layer between a first conductive material layer and a second conductive material layer. A first material layer may be present between the first electrode and the first conductive material layer, and a second material layer may be present between the first conductive material layer and the dielectric layer. The first material layer and the second material layer may be diffusion barriers, and the second material layer may be a weaker diffusion barrier than the first material layer.Type: GrantFiled: August 28, 2018Date of Patent: August 2, 2022Assignee: Intel CorporationInventors: Elijah V. Karpov, Brian S. Doyle, Prashant Majhi, Abhishek A. Sharma, Ravi Pillarisetty
-
Patent number: 11404630Abstract: A material layer stack for a pSTTM memory device includes a magnetic tunnel junction (MTJ) stack, a oxide layer, a protective layer and a capping layer. The MTJ includes a fixed magnetic layer, a tunnel barrier disposed above the fixed magnetic layer and a free magnetic layer disposed on the tunnel barrier. The oxide layer, which enables an increase in perpendicularity of the pSTTM material layer stack, is disposed on the free magnetic layer. The protective layer is disposed on the oxide layer, and acts as a protective barrier to the oxide from physical sputter damage during subsequent layer deposition. A conductive capping layer with a low oxygen affinity is disposed on the protective layer to reduce iron-oxygen de-hybridization at the interface between the free magnetic layer and the oxide layer. The inherent non-oxygen scavenging nature of the conductive capping layer enhances stability and reduces retention loss in pSTTM devices.Type: GrantFiled: December 30, 2016Date of Patent: August 2, 2022Assignee: Intel CorporationInventors: Md Tofizur Rahman, Christopher J. Wiegand, Kaan Oguz, Justin S. Brockman, Daniel G. Ouellette, Brian Maertz, Kevin P. O'Brien, Mark L. Doczy, Brian S. Doyle, Oleg Golonzka, Tahir Ghani
-
Patent number: 11393874Abstract: Embedded non-volatile memory structures having an independently sized selector element and memory element are described. In an example, a memory device includes a metal layer. A selector element is above the metal layer. A memory element is above the metal line. A spacer surrounds one of the selector element and the memory element having a smallest width, and wherein the one of the selector element and the memory element not surrounded by the spacer has a width substantially identical to the spacer and is in alignment with the spacer.Type: GrantFiled: September 29, 2017Date of Patent: July 19, 2022Assignee: Intel CorporationInventors: Brian S. Doyle, Abhishek A. Sharma, Ravi Pillarisetty, Elijah V. Karpov, Prashant Majhi
-
Patent number: 11393526Abstract: Described is a memory cell which comprises: a transistor positioned in a backend of a die, the transistor comprising: a source structure and a drain structure; a gate structure between the source structure and the drain structure; a source contact coupled to and above the source structure and a drain contact coupled to and below the drain structure; and a Resistive Random Access Memory (RRAM) device coupled to the drain contact.Type: GrantFiled: June 18, 2018Date of Patent: July 19, 2022Assignee: Intel CorporationInventors: Ravi Pillarisetty, Elijah V. Karpov, Abhishek A. Sharma, Prashant Majhi, Brian S. Doyle
-
Patent number: 11374056Abstract: Disclosed herein are selector devices and related devices and techniques. In some embodiments, a selector device may include a first electrode, a second electrode, and a selector material between the first electrode and the second electrode. The selector material may include germanium, tellurium, and sulfur.Type: GrantFiled: September 14, 2017Date of Patent: June 28, 2022Assignee: Intel CorporationInventors: Elijah V. Karpov, Brian S. Doyle, Ravi Pillarisetty, Prashant Majhi, Abhishek A. Sharma
-
Publication number: 20220199839Abstract: Embodiments disclosed herein include semiconductor devices with Schottky diodes in a back end of line stack. In an embodiment, a semiconductor device comprises a semiconductor layer, where transistor devices are provided in the semiconductor layer, and a back end stack over the semiconductor layer. In an embodiment, a diode is in the back end stack. In an embodiment, the diode comprises a first electrode, a semiconductor region over the first electrode, and a second electrode over the semiconductor region. In an embodiment, a first interface between the first electrode and the semiconductor region is an ohmic contact, and a second interface between the semiconductor region and the second electrode is a Schottky contact.Type: ApplicationFiled: December 23, 2020Publication date: June 23, 2022Inventors: Arnab SEN GUPTA, Urusa ALAAN, Justin WEBER, Charles C. KUO, Yu-Jin CHEN, Kaan OGUZ, Matthew V. METZ, Abhishek A. SHARMA, Prashant MAJHI, Brian S. DOYLE, Van H. LE