Patents by Inventor Brian Stine
Brian Stine has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10656204Abstract: Disclosed is a system and method for collecting trace data of integrated circuits from the back-end assembly tools and using yield, reliability, and burn-in data to distinguish good circuit traces from bad ones. Described further is an system and method for implementing a heuristic mapping of trace data for distinguishing between good or bad traces in an Internet-based or offline application. The result of this detection can then be used for yield improvement or for burn-in reduction where for example burn-in chips having “good” circuit traces are subjected to thermal stress for less time than for chips identified as having “bad” circuit traces.Type: GrantFiled: September 21, 2018Date of Patent: May 19, 2020Assignee: PDF Solutions, Inc.Inventors: Brian Stine, Richard Burch, Nobuchika Akiya
-
Publication number: 20190146032Abstract: Disclosed is a system and method for collecting trace data of integrated circuits from the back-end assembly tools and using yield, reliability, and burn-in data to distinguish good circuit traces from bad ones. Described further is an system and method for implementing a heuristic mapping of trace data for distinguishing between good or bad traces in an Internet-based or offline application. The result of this detection can then be used for yield improvement or for burn-in reduction where for example burn-in chips having “good” circuit traces are subjected to thermal stress for less time than for chips identified as having “bad” circuit traces.Type: ApplicationFiled: September 21, 2018Publication date: May 16, 2019Inventors: Brian Stine, Richard Burch, Nobuchika Akiya
-
Patent number: 10268562Abstract: Described is a method of reducing multitudes of input data signals to a manageable plurality of input data signals and using the manageable plurality of input data signals to obtain response data that is provided to the semiconductor wafer, packaging, or design facility.Type: GrantFiled: March 24, 2017Date of Patent: April 23, 2019Assignee: PDF Solutions, Inc.Inventors: Brian Stine, Richard Burch, Lijin Zhu
-
Patent number: 7807480Abstract: A test cell for localizing defects includes a first active region, a second active region formed substantially parallel to the first active region, a third active region formed substantially parallel to the first and second active regions, a fourth active region formed between the first and second active regions, and a fifth active region formed between the second and third active regions. The fourth and fifth active regions are formed adjacent to opposite end portions of the second active region. The fourth and fifth active regions are also formed substantially perpendicular to the second active region.Type: GrantFiled: December 14, 2007Date of Patent: October 5, 2010Assignee: PDF Solutions, Inc.Inventors: Brian Stine, Victor Kitch, Mark Zwald, Stefano Tonello
-
Patent number: 7487474Abstract: An integrated circuit is designed to improve yield when manufacturing the integrated circuit, by obtaining a design element from a set of design elements used in designing integrated circuits. A variant design element is created based on the obtained design element, where a feature of the obtained design element is modified to create the variant design element. A yield to area ratio for the variant design element is determined. If the yield to area ratio of the variant design element is greater than a yield to area ratio of the obtained design element, the variant design element is retained to be used in designing the integrated circuit.Type: GrantFiled: November 17, 2003Date of Patent: February 3, 2009Assignee: PDF Solutions, Inc.Inventors: Dennis Ciplickas, Joe Davis, Christopher Hess, Sherry Lee, Enrico Malavasi, Abdulmobeen Mohammad, Ratibor Radojcic, Brian Stine, Rakesh Vallishayee, Stefano Zanella, Nicola Dragone, Carlo Guardiani, Michel Quarantelli, Stefano Tonello, Joshi Aniruddha
-
Publication number: 20080169466Abstract: A test cell for localizing defects includes a first active region, a second active region formed substantially parallel to the first active region, a third active region formed substantially parallel to the first and second active regions, a fourth active region formed between the first and second active regions, and a fifth active region formed between the second and third active regions. The fourth and fifth active regions are formed adjacent to opposite end portions of the second active region. The fourth and fifth active regions are also formed substantially perpendicular to the second active region.Type: ApplicationFiled: December 14, 2007Publication date: July 17, 2008Applicant: PDF Solutions, Inc.Inventors: Brian Stine, Victor Kitch, Mark Zwald, Stefano Tonello
-
Publication number: 20070118242Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: ApplicationFiled: August 10, 2006Publication date: May 24, 2007Applicant: PDF Solutions, Inc.Inventors: Brian Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph Davis, Purnendu Mozumder, Sherry Lee, Larg Weiland, Dennis Ciplickas, David Stashower
-
Publication number: 20060277506Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: ApplicationFiled: August 10, 2006Publication date: December 7, 2006Applicant: PDF Solutions, Inc.Inventors: Brian Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph Davis, Purnendu Mozumder, Sherry Lee, Larg Weiland, Dennis Ciplickas, David Stashower
-
Publication number: 20060101355Abstract: An integrated circuit is designed to improve yield when manufacturing the integrated circuit, by obtaining a design element from a set of design elements used in designing integrated circuits. A variant design element is created based on the obtained design element, where a feature of the obtained design element is modified to create the variant design element. A yield to area ratio for the variant design element is determined.Type: ApplicationFiled: November 17, 2003Publication date: May 11, 2006Applicant: PDF Solutions, Inc.Inventors: Dennis Ciplickas, Joe Davis, Christopher Hess, Sherry Lee, Enrico Malavasi, Abdulmobeen Mohammad, Ratibor Radojcic, Brian Stine, Rakesh Vallishayee, Stefano Zanella, Nicola Dragone, Carlo Guardiani, Michel Quarantelli, Stefano Tonello, Joshi Aniruddha
-
Publication number: 20050158888Abstract: A system and method for predicting yield of integrated circuits includes at least one type of characterization vehicle which incorporates at least one feature which is representative of at least one type of feature to be incorporated in the final integrated circuit product. The characterization vehicle is subjected to at least one of the process operations making up the fabrication cycle to be used in fabricating the integrated circuit product in order to produce a yield model. The yield model embodies a layout as defined by the characterization vehicle and preferably includes features which facilitate the gathering of electrical test data and testing of prototype sections at operating speeds. An extraction engine extracts predetermined layout attributes from a proposed product layout. Operating on the yield model, the extraction engine produces yield predictions as a function of layout attributes and broken down by layers or steps in the fabrication process.Type: ApplicationFiled: March 10, 2005Publication date: July 21, 2005Applicant: PDF Solutions, Inc.Inventors: Brian Stine, Christopher Hess, John Kibarian, Kimon Michaels, Joseph Davis, Purnendu Mozumder, Sherry Lee, Larg Weiland, Dennis Ciplickas, David Stashower
-
Publication number: 20050122123Abstract: A test vehicle (100) comprises a substrate (99), a plurality of nested serpentine lines (202) on the substrate, and a plurality of test pads (204) on the substrate. Each serpentine line has a plurality of turn sections that comprise two parallel line segments connected by a perpendicular line segment. Each of the plurality of test pads is connected to a respective turn section of a respective one of the nested serpentine lines. Each pair of test pads connected to one of the subset of the nested serpentine lines has at least a respectively different turn section portion connected therebetween.Type: ApplicationFiled: March 26, 2003Publication date: June 9, 2005Inventors: Brian Stine, Christopher Hess, Larg Weiland, Deniis Ciplickas
-
Publication number: 20050074908Abstract: A test structure comprising a test pattern is formed on a substrate. The test pattern includes a first comb structure having a plurality of tines, and a second structure. The second structure may be a snake structure having a plurality of side walls or a second comb structure having a plurality of side walls. The tines of the first comb structure are positioned within side walls of the snake structure or second comb structure. The tines of the first comb structure are offset from a center of the side walls. Test data collected from the test structure are analyzed, to estimate product yield. The test structure may have a lower layer pattern, such that topographical variations of the lower layer pattern propagate to an upper layer pattern of the test structure.Type: ApplicationFiled: October 8, 2004Publication date: April 7, 2005Inventors: Dennis Ciplickas, Brian Stine, Yanwen Fei