Patents by Inventor Bricky A. Stephenson

Bricky A. Stephenson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5623698
    Abstract: A processor to memory interconnect network can be used to construct both small and large scale multiprocessing systems. The interconnect network includes network modules and memory modules. The network and memory modules are constructed of a series of n.times.m switches, each of which route n inputs to m outputs. The switches are designed such that message contention in the interconnect network is reduced. The switches, and thus the memory and network modules are highly modular, thus allowing virtually any scale multiprocessing system to be constructed utilizing the same components.
    Type: Grant
    Filed: April 30, 1993
    Date of Patent: April 22, 1997
    Assignee: Cray Research, Inc.
    Inventors: Bricky A. Stephenson, Peter G. Logghe
  • Patent number: 5392292
    Abstract: A memory reconfiguration system dynamically configures spare chips into memory during system operation by shifting data around defective chips. The shifting of data around an entire memory chip allows the system to correct bit, addressing, and control errors or faults within the chip. When the system detects an error, or otherwise initiates a memory reconfiguration, it transmits a configuration code to shift registers for a memory write driver. The shift registers, in response to the configuration code, shift write data so that the data is effectively shifted around a particular memory chip and into a spare memory chip. The system selectively transmits the configuration code to shift registers for a memory read driver. Therefore, the system independently shifts data written to the memory inputs and data read from the memory outputs.
    Type: Grant
    Filed: November 10, 1993
    Date of Patent: February 21, 1995
    Assignee: Cray Research, Inc.
    Inventors: Thomas J. Davis, Michael T. Bye, Richard D. Pribnow, Bricky A. Stephenson
  • Patent number: 5211565
    Abstract: The invention comprises a plurality of stacked planar processing circuit boards surrounded on at least one side by a plurality of memory boards located substantially perpendicular to the planar processing boards, the processing and memory boards connected by orthogonal interconnect modules. The orthogonal interconnect modules allow closely-spaced orthogonal connection of the processing boards to the memory boards. The memory boards are of a densely packed design having a plurality of removeable memory chip stacks located on the memory boards.
    Type: Grant
    Filed: March 19, 1992
    Date of Patent: May 18, 1993
    Assignee: Cray Research, Inc.
    Inventors: Nicholas J. Krajewski, Carl D. Breske, David J. Johnson, David R. Kiefer, Kent T. McDaniel, William T. Moore, Jr., Michael R. Edwards, Bricky A. Stephenson, Anthony A. Vacca
  • Patent number: 5167511
    Abstract: The invention comprises a plurality of stacked planar processing circuit boards surrounded on at least one side by a plurality of memory boards located substantially perpendicular to the planar processing boards, the processing and memory boards connected by orthogonal interconnect modules. The orthogonal interconnect modules allow closely-spaced orthogonal connection of the processing boards to the memory boards. The memory boards are of a densely packed design having a plurality of removeable memory chip stacks located on the memory boards.
    Type: Grant
    Filed: November 27, 1990
    Date of Patent: December 1, 1992
    Assignee: Cray Research, Inc.
    Inventors: Nicholas J. Krajewski, Carl D. Breske, David J. Johnson, David R. Kiefer, Kent T. McDaniel, William T. Moore, Jr., Michael R. Edwards, Bricky A. Stephenson, Anthony A. Vacca