Patents by Inventor Bryan J. Roll
Bryan J. Roll has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11822368Abstract: Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.Type: GrantFiled: February 28, 2022Date of Patent: November 21, 2023Assignee: Skyworks Solutions, Inc.Inventors: Andrew Raymond Chen, Lui Lam, James Henry Ross, Bryan J. Roll, William Gerard Vaillancourt
-
Publication number: 20230004511Abstract: Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.Type: ApplicationFiled: February 28, 2022Publication date: January 5, 2023Inventors: Andrew Raymond CHEN, Lui LAM, James Henry ROSS, Bryan J. ROLL, William Gerard VAILLANCOURT
-
Patent number: 11314685Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.Type: GrantFiled: February 19, 2021Date of Patent: April 26, 2022Assignee: Skyworks Solutions, Inc.Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
-
Patent number: 11263159Abstract: Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.Type: GrantFiled: April 27, 2020Date of Patent: March 1, 2022Assignee: Skyworks Solutions, Inc.Inventors: Andrew Raymond Chen, Lui Lam, James Henry Ross, Bryan J. Roll, William Gerard Vaillancourt
-
Publication number: 20210173807Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.Type: ApplicationFiled: February 19, 2021Publication date: June 10, 2021Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
-
Patent number: 10963418Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.Type: GrantFiled: August 28, 2019Date of Patent: March 30, 2021Assignee: Skyworks Solutions, Inc.Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
-
Publication number: 20200387465Abstract: Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.Type: ApplicationFiled: April 27, 2020Publication date: December 10, 2020Inventors: Andrew Raymond CHEN, Lui LAM, James Henry ROSS, Bryan J. ROLL, William Gerard VAILLANCOURT
-
Patent number: 10635616Abstract: Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.Type: GrantFiled: October 28, 2016Date of Patent: April 28, 2020Assignee: Skyworks Solutions, Inc.Inventors: Andrew Raymond Chen, Lui Lam, James Henry Ross, Bryan J. Roll, William Gerard Vaillancourt
-
Publication number: 20200057746Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.Type: ApplicationFiled: August 28, 2019Publication date: February 20, 2020Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
-
Patent number: 10437774Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.Type: GrantFiled: January 22, 2018Date of Patent: October 8, 2019Assignee: Skyworks Solutions, Inc.Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
-
Patent number: 10263626Abstract: Apparatus and methods for tuning a voltage controlled oscillator (VCO) are provided. In one aspect, a method of auto-tuning in a phase-locked loop includes generating a VCO clock signal using a VCO coupled to a capacitor array, dividing the VCO clock signal to generate a divided clock signal using a prescaler circuit having a selectable division ratio, controlling a value of the selectable division ratio using a first counter and a second counter of a counter module, generating a phase-frequency detector feedback signal based on a division control signal M and the divided clock signal using the counter module, counting a number of cycles of the divided clock signal that occur during a calibration interval using a cycle counter of a digital processing logic circuit, and determining the value of a capacitor array control signal based on the number of cycles counted during the calibration interval.Type: GrantFiled: October 6, 2016Date of Patent: April 16, 2019Assignee: Skyworks Solutions, Inc.Inventors: Hua Wang, David Steven Ripley, Bryan J. Roll
-
Publication number: 20180260358Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.Type: ApplicationFiled: January 22, 2018Publication date: September 13, 2018Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
-
Publication number: 20170124008Abstract: Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.Type: ApplicationFiled: October 28, 2016Publication date: May 4, 2017Inventors: Andrew Raymond CHEN, Lui LAM, James Henry ROSS, Bryan J. ROLL, William Gerard VAILLANCOURT
-
Patent number: 9490827Abstract: Apparatus and methods for tuning a voltage controlled oscillator (VCO) are provided. In one aspect, a method of auto-tuning in a phase-locked loop includes generating a VCO clock signal using a VCO coupled to a capacitor array, dividing the VCO clock signal to generate a divided clock signal using a prescaler circuit having a selectable division ratio, controlling a value of the selectable division ratio using a first counter and a second counter of a counter module, generating a phase-frequency detector feedback signal based on a division control signal M and the divided clock signal using the counter module, counting a number of cycles of the divided clock signal that occur during a calibration interval using a cycle counter of a digital processing logic circuit, and determining the value of a capacitor array control signal based on the number of cycles counted during the calibration interval.Type: GrantFiled: April 27, 2015Date of Patent: November 8, 2016Assignee: Skyworks Solutions, Inc.Inventors: Hua Wang, David Steven Ripley, Bryan J. Roll
-
Publication number: 20150326233Abstract: Apparatus and methods for tuning a voltage controlled oscillator (VCO) are provided. In one aspect, a method of auto-tuning in a phase-locked loop includes generating a VCO clock signal using a VCO coupled to a capacitor array, dividing the VCO clock signal to generate a divided clock signal using a prescaler circuit having a selectable division ratio, controlling a value of the selectable division ratio using a first counter and a second counter of a counter module, generating a phase-frequency detector feedback signal based on a division control signal M and the divided clock signal using the counter module, counting a number of cycles of the divided clock signal that occur during a calibration interval using a cycle counter of a digital processing logic circuit, and determining the value of a capacitor array control signal based on the number of cycles counted during the calibration interval.Type: ApplicationFiled: April 27, 2015Publication date: November 12, 2015Inventors: Hua Wang, David Steven Ripley, Bryan J. Roll
-
Patent number: 9042854Abstract: Apparatus and methods for tuning a voltage controlled oscillator (VCO) are provided. In one aspect, a method of auto-tuning in a phase-locked loop includes generating a VCO clock signal using a VCO coupled to a capacitor array, dividing the VCO clock signal to generate a divided clock signal using a prescaler circuit having a selectable division ratio, controlling a value of the selectable division ratio using a first counter and a second counter of a counter module, generating a phase-frequency detector feedback signal based on a division control signal M and the divided clock signal using the counter module, counting a number of cycles of the divided clock signal that occur during a calibration interval using a cycle counter of a digital processing logic circuit, and determining the value of a capacitor array control signal based on the number of cycles counted during the calibration interval.Type: GrantFiled: December 9, 2013Date of Patent: May 26, 2015Assignee: Skyworks Solutions, Inc.Inventors: Hua Wang, David Steven Ripley, Bryan J. Roll
-
Publication number: 20140091864Abstract: Apparatus and methods for tuning a voltage controlled oscillator (VCO) are provided. In one aspect, a method of auto-tuning in a phase-locked loop includes generating a VCO clock signal using a VCO coupled to a capacitor array, dividing the VCO clock signal to generate a divided clock signal using a prescaler circuit having a selectable division ratio, controlling a value of the selectable division ratio using a first counter and a second counter of a counter module, generating a phase-frequency detector feedback signal based on a division control signal M and the divided clock signal using the counter module, counting a number of cycles of the divided clock signal that occur during a calibration interval using a cycle counter of a digital processing logic circuit, and determining the value of a capacitor array control signal based on the number of cycles counted during the calibration interval.Type: ApplicationFiled: December 9, 2013Publication date: April 3, 2014Applicant: SKYWORKS SOLUTIONS, INC.Inventors: Hua Wang, David Steven Ripley, Bryan J. Roll
-
Patent number: 8509363Abstract: A system for tuning a radio receiver includes a radio receiver configured to provide a downconverted digital error signal, a digital synthesizer circuit configured to generate a first local oscillator control signal, a digital automatic frequency control (AFC) circuit configured to generate a second local oscillator control signal, wherein the digital synthesizer circuit is enabled to generate the first local oscillator control signal when the digital AFC circuit is disabled, the first local oscillator control signal corresponds to an estimate of a desired local oscillator frequency, the digital AFC circuit is enabled to generate the second local oscillator control signal when the digital synthesizer circuit is disabled and the second local oscillator control signal corresponds to the desired local oscillator frequency.Type: GrantFiled: May 9, 2012Date of Patent: August 13, 2013Assignee: Skyworks Solutions, Inc.Inventors: Ying Shi, Bryan J Roll
-
Publication number: 20120225629Abstract: A system for tuning a radio receiver includes a radio receiver configured to provide a downconverted digital error signal, a digital synthesizer circuit configured to generate a first local oscillator control signal, a digital automatic frequency control (AFC) circuit configured to generate a second local oscillator control signal, wherein the digital synthesizer circuit is enabled to generate the first local oscillator control signal when the digital AFC circuit is disabled, the first local oscillator control signal corresponds to an estimate of a desired local oscillator frequency, the digital AFC circuit is enabled to generate the second local oscillator control signal when the digital synthesizer circuit is disabled and the second local oscillator control signal corresponds to the desired local oscillator frequency.Type: ApplicationFiled: May 9, 2012Publication date: September 6, 2012Applicant: SKYWORKS SOLUTIONS, INC.Inventors: Ying Shi, Bryan J. Roll
-
Patent number: 8259876Abstract: A system for tuning a radio receiver includes a radio receiver configured to provide a downconverted digital error signal, a digital synthesizer circuit configured to generate a first local oscillator control signal, a digital automatic frequency control (AFC) circuit configured to generate a second local oscillator control signal, wherein the digital synthesizer circuit is enabled to generate the first local oscillator control signal when the digital AFC circuit is disabled, the first local oscillator control signal corresponds to an estimate of a desired local oscillator frequency, the digital AFC circuit is enabled to generate the second local oscillator control signal when the digital synthesizer circuit is disabled and the second local oscillator control signal corresponds to the desired local oscillator frequency.Type: GrantFiled: March 21, 2008Date of Patent: September 4, 2012Assignee: Skyworks Solutions, Inc.Inventors: Ying Shi, Bryan J. Roll