Patents by Inventor Burt Price
Burt Price has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10128758Abstract: Certain aspects of the present disclosure are directed to a multi-phase voltage converter. The multi-phase voltage converter generally includes at least two converter stages coupled to an output node of the multi-phase voltage converter. Each of the at least two converter stages generally includes a switch disposed between an input node of the multi-phase voltage converter and the output node, the switch having a first resistance, and an inductive element coupled between the switch and the output node, the inductive element having a second resistance. In certain aspects, the first resistances of the at least two converter stages match and/or the second resistances of the at least two converter stages match.Type: GrantFiled: September 19, 2017Date of Patent: November 13, 2018Assignee: QUALCOMM IncorporatedInventors: Burt Price, Wenjun Yun
-
Patent number: 10050635Abstract: A device includes an amplifier and calibration circuitry coupled to the amplifier. The calibration circuitry is configured to receive calibration values. The calibration circuitry is also configured to generate an output value in response to receiving a timing input.Type: GrantFiled: September 22, 2016Date of Patent: August 14, 2018Assignee: QUALCOMM IncorporatedInventors: Burt Price, Ajay Janardanan, Yeshwant Kolla
-
Patent number: 10038378Abstract: In a particular implementation, an apparatus to stabilize a supply voltage includes a first current source, a second current source, and a control circuit. The first current source is responsive to a detection signal and has an output coupled to a voltage regulator circuit via an output node. The second current source is also coupled to the output node. The control circuit includes an input responsive to the detection signal and an output coupled to the second current source. The control circuit is configured to enable the second current source based on a delayed version of the detection signal.Type: GrantFiled: September 21, 2016Date of Patent: July 31, 2018Assignee: QUALCOMM IncorporatedInventors: Burt Price, Dhaval Shah, Yeshwant Kolla
-
Publication number: 20180083533Abstract: In a particular implementation, an apparatus to stabilize a supply voltage includes a first current source, a second current source, and a control circuit. The first current source is responsive to a detection signal and has an output coupled to a voltage regulator circuit via an output node. The second current source is also coupled to the output node. The control circuit includes an input responsive to the detection signal and an output coupled to the second current source. The control circuit is configured to enable the second current source based on a delayed version of the detection signal.Type: ApplicationFiled: September 21, 2016Publication date: March 22, 2018Inventors: Burt Price, Dhaval Shah, Yeshwant Kolla
-
Publication number: 20170338830Abstract: A device includes an amplifier and calibration circuitry coupled to the amplifier. The calibration circuitry is configured to receive calibration values. The calibration circuitry is also configured to generate an output value in response to receiving a timing input.Type: ApplicationFiled: September 22, 2016Publication date: November 23, 2017Inventors: Burt Price, Ajay Janardanan, Yeshwant Kolla
-
Publication number: 20070146007Abstract: Transition delays in a level shift circuit are equalized by generating a first signal related to the state of the input signal, a second signal inversely related to the state of the input signal, and a third signal that is reciprocal to the second signal. Upon transition of the input signal from a high state to a low state, the third signal is selected for controlling the output until the first signal attains a high state. The first signal is selected for controlling the output when it has reached a high state after the input signal transition. The first signal remains selected upon transition of the input signal from a high state to a low state. Thus, output delays are equalized and reduced to the shortest delay.Type: ApplicationFiled: December 23, 2005Publication date: June 28, 2007Inventor: Burt Price
-
Patent number: 5430660Abstract: A digital architecture for a pulse generator includes a triggerable voltage controlled oscillator (VCO) with two alternative sources of frequency control voltage, an internal DAC or a phase frequency comparison with an external timebase. In a top octave of operation, the output of the triggerable VCO is used to produce output pulses whose edge locations are then adjusted by small digital increments or "slivers" and very small analog increments or "verniers". In lower octaves of operation, the contents of a pattern RAM serve to frequency divide the triggerable VCO output frequency by powers of two. The RAM contents are converted to a serial bit stream that imposes the coarse pulse width and period as an integral number of top octave periods, or quanta. The edge locations are then adjusted with slivers and verniers, as in the top octave. Automatic calibration facilities are included.Type: GrantFiled: June 1, 1993Date of Patent: July 4, 1995Assignee: Tektronix, Inc.Inventors: Jonathan Lueker, John Hengeveld, Brad Needham, Burt Price, Jim Schlegel, Mehrab Sedeh
-
Patent number: 5333154Abstract: A digital data generation system including a programmable dominance RS flip-flop has a random access memory that stores a user selected sequence of test data. A pattern formatting logic circuit receives the test data and produces, for each data period, a coarsely timed candidate pulse for identifying the leading edge of an output data pulse and a coarsely timed candidate pulse for identifying the trailing edge of the output data pulse. A precision delay circuit finely tunes the timing of the candidate pulses. The finely tuned pulses are applied to an RS flip-flop circuit which can be programmed for set or reset dominance, thereby preventing an indeterminate state when a logic "1" is applied to both the set and the reset input. In the system, the flip-flop is programmed so that the most recent of the lead pulse or the trail pulse prevails.Type: GrantFiled: March 2, 1992Date of Patent: July 26, 1994Assignee: Tektronix, Inc.Inventors: John A. Hengeveld, Jonathan C. Lueker, Bradford H. Needham, Burt Price, James Schlegel, Mehrab Sedeh
-
Patent number: 5252977Abstract: A digital architecture for a pulse generator includes a triggerable voltage controlled oscillator (VCO) with two alternative sources of frequency control voltage, an internal DAC or a phase frequency comparison with an external timebase. In a top octave of operation, the output of the triggerable VCO is used to produce output pulses whose edge locations are then adjusted by small digital increments or "slivers" and very small analog increments or "verniers". In lower octaves of operation, the contents of a pattern RAM serve to frequency divide the triggerable VCO output frequency by powers of two. The RAM contents are converted to a serial bit stream that imposes the coarse pulse width and period as an integral number of top octave periods, or quanta. The edge locations are then adjusted with slivers and verniers, as in the top octave. Automatic calibration facilities are included.Type: GrantFiled: March 9, 1992Date of Patent: October 12, 1993Assignee: Tektronix, Inc.Inventors: Jonathan Lueker, John Hengeveld, Brad Needham, Burt Price, Jim Schlegel, Mehrab Sedeh
-
Patent number: 5249132Abstract: A digital architecture for a pulse generator includes a triggerable voltage controlled oscillator (VCO) with two alternative sources of frequency control voltage, an internal DAC or a phase frequency comparison with an external timebase. In a top octave of operation, the output of the triggerable VCO is used to produce output pulses whose edge locations are then adjusted by small digital increments or "slivers" and very small analog increments or "verniers". In lower octaves of operation, the contents of a pattern RAM serve to frequency divide the triggerable VCO output frequency by powers of two. The RAM contents are converted to a serial bit stream that imposes the coarse pulse width and period as an integral number of top octave periods, or quanta. The edge locations are then adjusted with slivers and verniers, as in the top octave. Automatic calibration facilities are included.Type: GrantFiled: March 9, 1992Date of Patent: September 28, 1993Assignee: Tektronix, Inc.Inventors: Jonathan Lueker, John Hengeveld, Brad Needham, Burt Price, Jim Schlegel, Mehrab Sedeh
-
Patent number: 5224129Abstract: A digital architecture for a pulse generator provides a method of synchronizing signals of the pulse generator. The pulse generator has a timebase card, a microprocessor and a plurality of pulse cards. The microprocessor controls the parameters of the timebase card and pulse cards, and the timebase card provides a common master clock signal to all of the pulse cards determined by a triggerable voltage controlled oscillator that has two sources of frequency control voltage, an internal DAC for absolute frequency and a frequency comparison circuit for synchronization with an external timebase. The pulse cards produce pulses, either singly or in bursts, with the leading and trailing edges being separately positionable using quantum, sliver and vernier controls. A pattern RAM on each pulse card provides a pulse pattern that provides an approximation of the desired pulses to one quantum, and repeated iterations through the pattern RAM provide bursts of pulses.Type: GrantFiled: March 9, 1992Date of Patent: June 29, 1993Assignee: Tektronix, Inc.Inventors: Jonathan Lueker, John Hengeveld, Brad Needham, Burt Price, Jim Schlegel, Mehrab Sedeh
-
Patent number: 5208598Abstract: A digital architecture for a pulse generator includes a triggerable voltage controlled oscillator (VCO) with two alternative sources of frequency control voltage, an internal DAC or a phase frequency comparison with an external timebase. In a top octave of operation, the output of the triggerable VCO is used to produce output pulses whose edge locations are then adjusted by small digital increments or "slivers" and very small analog increments or "verniers". In lower octaves of operation, the contents of a pattern RAM serve to frequency divide the triggerable VCO output frequency by powers of two. The RAM contents are converted to a serial bit stream that imposes the coarse pulse width and period as an integral number of top octave periods, or quanta. The edge locations are then adjusted with slivers and verniers, as in the top octave. Automatic calibration facilities are included.Type: GrantFiled: October 31, 1990Date of Patent: May 4, 1993Assignee: Tektronix, Inc.Inventors: Jonathan Lueker, John Hengeveld, Brad Needham, Burt Price, Jim Schlegel, Mehrab Sedeh