Patents by Inventor Byoung-Yong Gwak
Byoung-Yong Gwak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9390961Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device includes a first bit line structure extending in a first direction, a second bit line structure extending in the first direction and spaced apart from the first bit line structure, a storage contact plug located between the first bit line structure and the second bit line structure, and extending in a second direction perpendicular to the first direction, a first plug insulator located between the first bit line structure and the second bit line structure, and configured to contact a side surface extending in the second direction of the storage contact plug, and a plug isolation pattern located between the first bit line structure and the first plug insulator.Type: GrantFiled: September 10, 2014Date of Patent: July 12, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Mong-Sup Lee, Byoung-Yong Gwak, Byung-Ho Kwak, Yoon-Kyung Kim, Tae-Joon Park, Byung-Sul Ryu, In-Seak Hwang
-
Patent number: 9385002Abstract: Fabricating methods of a semiconductor device are provided. The fabricating methods may include forming a mold layer, forming a catalyst pattern including noble metal on the mold layer and etching the mold layer using the catalyst pattern as a catalyst. Etching the mold layer may include performing a wet etching process.Type: GrantFiled: October 1, 2014Date of Patent: July 5, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Byoung-Yong Gwak
-
Publication number: 20160155793Abstract: According to example embodiments of inventive concepts, method of forming a semiconductor memory devices includes sequentially forming a first mold layer, a first support layer, a second mold layer, and a second support layer on a substrate, forming lower electrodes penetrating the second support layer, the second mold layer, the first support layer, and the first mold layer on the substrate, patterning the second support layer to form a second support pattern including an opening, removing the second mold layer to expose portions of sidewalls of the lower electrodes, and etching the exposed sidewalls of the lower electrodes.Type: ApplicationFiled: February 3, 2016Publication date: June 2, 2016Inventors: Hyongsoo KIM, Byoung-Yong GWAK, Kukhan YOON
-
Patent number: 9287349Abstract: According to example embodiments of inventive concepts, method of forming a semiconductor memory devices includes sequentially forming a first mold layer, a first support layer, a second mold layer, and a second support layer on a substrate, forming lower electrodes penetrating the second support layer, the second mold layer, the first support layer, and the first mold layer on the substrate, patterning the second support layer to form a second support pattern including an opening, removing the second mold layer to expose portions of sidewalls of the lower electrodes, and etching the exposed sidewalls of the lower electrodes.Type: GrantFiled: November 29, 2012Date of Patent: March 15, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Hyong-Soo Kim, Byoung-Yong Gwak, Kukhan Yoon
-
Patent number: 9257297Abstract: A method of forming a fine pattern includes forming first line mask patterns on a mask layer to extend along a direction, forming second line mask patterns to extend along a diagonal direction with respect to the first line mask patterns, anisotropically etching the mask layer exposed by the first and second line mask patterns to form elliptical openings, and isotropically etching the mask layer provided with the openings to form a mask pattern with enlarged openings.Type: GrantFiled: November 18, 2013Date of Patent: February 9, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Byoung-Yong Gwak
-
Patent number: 9070640Abstract: A method of forming fine patterns includes patterning a hard mask layer and a buffer mask layer sequentially stacked on a lower mask layer to form first openings, forming sacrificial patterns filling the first openings and protruding from a top surface of the buffer mask layer, forming a spacer pattern filling a space between two adjacent sacrificial patterns and having gaps each of which exposes a portion of the buffer mask layer between at least three adjacent sacrificial patterns, etching portions of the buffer mask layer exposed by the gaps of the spacer pattern to form enlarged holes, etching portions of the hard mask layer exposed by the enlarged holes to form second openings, and subsequently etching the lower layer using the hard mask layer as an etch mask.Type: GrantFiled: November 14, 2013Date of Patent: June 30, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Byoung-Yong Gwak
-
Publication number: 20150171163Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device includes a first bit line structure extending in a first direction, a second bit line structure extending in the first direction and spaced apart from the first bit line structure, a storage contact plug located between the first bit line structure and the second bit line structure, and extending in a second direction perpendicular to the first direction, a first plug insulator located between the first bit line structure and the second bit line structure, and configured to contact a side surface extending in the second direction of the storage contact plug, and a plug isolation pattern located between the first bit line structure and the first plug insulator.Type: ApplicationFiled: September 10, 2014Publication date: June 18, 2015Inventors: Mong-Sup LEE, Byoung-Yong GWAK, Byung-Ho KWAK, Yoon-Kyung KIM, Tae-Joon PARK, Byung-Sul RYU, In-Seak HWANG
-
Publication number: 20150093895Abstract: Fabricating methods of a semiconductor device are provided. The fabricating methods may include forming a mold layer, forming a catalyst pattern including noble metal on the mold layer and etching the mold layer using the catalyst pattern as a catalyst. Etching the mold layer may include performing a wet etching process.Type: ApplicationFiled: October 1, 2014Publication date: April 2, 2015Inventor: Byoung-Yong GWAK
-
Publication number: 20140273471Abstract: A method of forming fine patterns includes patterning a hard mask layer and a buffer mask layer sequentially stacked on a lower mask layer to form first openings, forming sacrificial patterns filling the first openings and protruding from a top surface of the buffer mask layer, forming a spacer pattern filling a space between two adjacent sacrificial patterns and having gaps each of which exposes a portion of the buffer mask layer between at least three adjacent sacrificial patterns, etching portions of the buffer mask layer exposed by the gaps of the spacer pattern to form enlarged holes, etching portions of the hard mask layer exposed by the enlarged holes to form second openings, and subsequently etching the lower layer using the hard mask layer as an etch mask.Type: ApplicationFiled: November 14, 2013Publication date: September 18, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: BYOUNG-YONG GWAK
-
Publication number: 20140162427Abstract: A method of forming a fine pattern includes forming first line mask patterns on a mask layer to extend along a direction, forming second line mask patterns to extend along a diagonal direction with respect to the first line mask patterns, anisotropically etching the mask layer exposed by the first and second line mask patterns to form elliptical openings, and isotropically etching the mask layer provided with the openings to form a mask pattern with enlarged openings.Type: ApplicationFiled: November 18, 2013Publication date: June 12, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Byoung-Yong GWAK
-
Patent number: 8748254Abstract: A method of manufacturing a semiconductor device includes forming a bit line on a substrate comprising an active region; forming an interlayer insulating layer covering the bit line on the substrate; forming a first hole at a location of the active region through the interlayer insulating layer; forming a dummy contact layer by filling the first hole; forming a mold layer on the interlayer insulating layer and the dummy contact layer; forming a second hole at a location of the dummy contact layer through the mold layer; removing the dummy contact layer in the first hole through the second hole; forming an epitaxial layer on a portion of the active region, which is exposed at a lower surface of the first hole; and forming a lower electrode on internal surfaces of the first hole and the second hole.Type: GrantFiled: June 12, 2012Date of Patent: June 10, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-wook Lee, Sang-jun Lee, In-seak Hwang, In-sang Jeon, Byoung-yong Gwak, Ho-kyun An
-
Patent number: 8679935Abstract: The present disclosure describes methods of fabricating a semiconductor device. An exemplary method includes forming a metal pattern on a substrate and etching the metal pattern using an etchant including at least an alkaline solution and an oxidant to form a metal electrode, where at least a portion of the surface of the metal electrode is uneven.Type: GrantFiled: November 23, 2011Date of Patent: March 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Mongsup Lee, Inseak Hwang, Byoung-Yong Gwak, Sukhun Choi, Sang-Jun Lee
-
Publication number: 20130230961Abstract: According to example embodiments of inventive concepts, method of forming a semiconductor memory devices includes sequentially forming a first mold layer, a first support layer, a second mold layer, and a second support layer on a substrate, forming lower electrodes penetrating the second support layer, the second mold layer, the first support layer, and the first mold layer on the substrate, patterning the second support layer to form a second support pattern including an opening, removing the second mold layer to expose portions of sidewalls of the lower electrodes, and etching the exposed sidewalls of the lower electrodes.Type: ApplicationFiled: November 29, 2012Publication date: September 5, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyong-Soo KIM, Byoung-Yong GWAK, Kukhan YOON
-
Publication number: 20130052787Abstract: A method of manufacturing a semiconductor device includes forming a bit line on a substrate comprising an active region; forming an interlayer insulating layer covering the bit line on the substrate; forming a first hole at a location of the active region through the interlayer insulating layer; forming a dummy contact layer by filling the first hole; forming a mold layer on the interlayer insulating layer and the dummy contact layer; forming a second hole at a location of the dummy contact layer through the mold layer; removing the dummy contact layer in the first hole through the second hole; forming an epitaxial layer on a portion of the active region, which is exposed at a lower surface of the first hole; and forming a lower electrode on internal surfaces of the first hole and the second hole.Type: ApplicationFiled: June 12, 2012Publication date: February 28, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kwang-wook Lee, Sang-jun Lee, In-seak Hwang, In-sang Jeon, Byoung-yong Gwak, Ho-kyun An
-
Publication number: 20120231601Abstract: The present disclosure describes methods of fabricating a semiconductor device. An exemplary method includes forming a metal pattern on a substrate and etching the metal pattern using an etchant including at least an alkaline solution and an oxidant to form a metal electrode, where at least a portion of the surface of the metal electrode is uneven.Type: ApplicationFiled: November 23, 2011Publication date: September 13, 2012Inventors: Mongsup Lee, Inseak Hwang, Byoung-Yong Gwak, Sukhun Choi, Sang-Jun Lee
-
Publication number: 20070298596Abstract: In a method of removing a photoresist pattern, a photoresist pattern may be formed on an object layer. Impurities may be implanted into the object layer by a first ion implantation process employing the first photoresist pattern as a first ion implantation mask. The photoresist pattern hardened by the first ion implantation process may be transformed into a first water-soluble photoresist pattern. The water-soluble photoresist pattern may be removed from the object layer.Type: ApplicationFiled: June 15, 2007Publication date: December 27, 2007Inventors: Keum-Joo Lee, Kyoung-Chul Kim, Byoung-Yong Gwak