Patents by Inventor Byoung-Young Ahn
Byoung-Young Ahn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11644992Abstract: A storage system performing data deduplication includes a storage device configured to store data received from a host, and a controller configured to receive the data and an index associated with the data received from the host. The controller includes a memory configured to store mapping information and a reference count, the mapping information associating the index received from the host with a physical address of the storage system, the reference count associated with the index received from the host. The controller determines whether the data received from the host corresponds to a duplicate of data previously stored in the storage device by reading, from the memory, the mapping information and the reference count, the reading based on the index received from the host. The controller performs a deduplication process by updating the reference count if the data received from the host corresponds to the duplicate of data previously stored.Type: GrantFiled: November 16, 2017Date of Patent: May 9, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-kug Cho, Byoung-young Ahn, Eun-jin Yun, Yang-seok Ki, Sil-wan Chang, Seok-chan Lee
-
Patent number: 11579811Abstract: A storage device is described. The storage device may store data in a storage memory, and may have a host interface to manage communications between the storage device and a host machine. The storage device may also include a translation layer to translate addresses between the host machine and the storage memory, and a storage interface to access data from the storage memory. An in-storage monitoring engine may determine characteristics of the storage device, such as latency, bandwidth, and retention.Type: GrantFiled: November 15, 2021Date of Patent: February 14, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Inseok Stephen Choi, Yang Seok Ki, Byoung Young Ahn
-
Publication number: 20220075566Abstract: A storage device is described. The storage device may store data in a storage memory, and may have a host interface to manage communications between the storage device and a host machine. The storage device may also include a translation layer to translate addresses between the host machine and the storage memory, and a storage interface to access data from the storage memory. An in-storage monitoring engine may determine characteristics of the storage device, such as latency, bandwidth, and retention.Type: ApplicationFiled: November 15, 2021Publication date: March 10, 2022Inventors: Inseok Stephen CHOI, Yang Seok KI, Byoung Young AHN
-
Patent number: 11194517Abstract: A storage device includes an application container containing applications, each of which runs in one or more namespaces; flash memory to store data; a host interface to manage communications between the storage device and a host machine; a flash translation layer to translate a first address received from the host machine into a second address in the flash memory; a flash interface to access the data from the second address in the flash memory; and a polymorphic device kernel including an in-storage monitoring engine. The polymorphic device kernel receives a plurality of packets to an application running on the storage device and provides the flash interface based on a namespace associated with the plurality of packets. The in-storage monitoring engine determines a dynamic characteristic of the storage device at run-time based on a matching of a profiling command received from the host machine in a performance table.Type: GrantFiled: October 29, 2019Date of Patent: December 7, 2021Inventors: Inseok Stephen Choi, Yang Seok Ki, Byoung Young Ahn
-
Patent number: 10922239Abstract: A storage device includes a controller that receives a value corresponding to data stored in a memory and a key to be referenced to identify the value from a host. In addition, the controller manages partial key-value mapping information indicating a correspondence relationship between a partial key and a value address, and returns information to the host in response to a host request. The information corresponds to a key that includes a same character as a character at a specific position of the received key. The controller to determine the information by determining a partial region of the memory that stores the data based on the partial key-value mapping information and performing a read operation on the partial region to obtain an entire key including the partial key.Type: GrantFiled: December 29, 2017Date of Patent: February 16, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Ho Park, Sungkug Cho, Byoung Young Ahn
-
Patent number: 10599349Abstract: Embodiments are disclosed for adaptive power reduction for a solid-state storage device to dynamically control power consumption. Aspects of the embodiments include receiving a power limit command from a host; receiving power consumption feedback; using the power limit command and the power consumption feedback to calculate a new degree of parallelism; using the new degree of parallelism to control one or more of: i) processor parallelism, including activation of different numbers of processors, ii) memory parallelism, including memory pool length; and iii) nonvolatile memory parallelism, including activation of different numbers of nonvolatile memory devices.Type: GrantFiled: March 21, 2016Date of Patent: March 24, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Inseok Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Publication number: 20200081658Abstract: A storage device includes an application container containing applications, each of which runs in one or more namespaces; flash memory to store data; a host interface to manage communications between the storage device and a host machine; a flash translation layer to translate a first address received from the host machine into a second address in the flash memory; a flash interface to access the data from the second address in the flash memory; and a polymorphic device kernel including an in-storage monitoring engine. The polymorphic device kernel receives a plurality of packets to an application running on the storage device and provides the flash interface based on a namespace associated with the plurality of packets. The in-storage monitoring engine determines a dynamic characteristic of the storage device at run-time based on a matching of a profiling command received from the host machine in a performance table.Type: ApplicationFiled: October 29, 2019Publication date: March 12, 2020Inventors: Inseok Stephen CHOI, Yang Seok KI, Byoung Young AHN
-
Patent number: 10474374Abstract: A storage device (220) is described. The storage device (220) may store data in a storage memory (445), and may have a host interface (420) to manage communications between the storage device (220) and a host machine (110, 115, 120, 125, 130). The storage device (220) may also include a translation layer (430) to translate addresses between the host machine (110, 115, 120, 125, 130) and the storage memory (445), and a storage interface (440) to access data from the storage memory (445). An in-storage monitoring engine (425) may determine characteristics (605, 610, 615) of the storage device (220), such as latency (605), bandwidth (610), and retention (615).Type: GrantFiled: August 1, 2016Date of Patent: November 12, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inseok Stephen Choi, Yang Seok Ki, Byoung Young Ahn
-
Patent number: 10439881Abstract: A system for answering queries regarding a system topology and local storage information in a data center is described. The system may include reception logic and transmission logic that may receive and send data, respectively. Among the data that may be received and sent are queries and responses. The system may have storage for a storage graph, which may include nodes and multi-weight edges. A storage distance predictor may use the storage graph to generate the responses to the queries.Type: GrantFiled: July 28, 2016Date of Patent: October 8, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inseok Stephen Choi, Yang Seok Ki, Byoung Young Ahn
-
Patent number: 10437486Abstract: A Tenant-Aware Storage-Sharing Engine (TASTE) (225) is described. The TASTE (225) may include storage (510) for information about a set of available storage devices (705, 710) at a data center (105). A reception logic 505) may receive storage device requirements (415) from a tenant (145, 230). Selection logic (515) may then select a subset of the available storage devices (705, 710) that satisfies the storage device requirements 415) of the tenant (145, 230).Type: GrantFiled: August 3, 2016Date of Patent: October 8, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inseok Stephen Choi, Yang Seok Ki, Byoung Young Ahn
-
Patent number: 10359822Abstract: An embodiment includes a system, comprising: a processor; a plurality of memories; and a control circuit coupled to the processor and the memories, and configured to: receive a power limit; measure a power consumption of the processor and the memories; and iteratively change a plurality of operating parameters of the processor and the memories to optimize an objective function associated with the system to operating states where the power consumption is less than or equal to the power limit.Type: GrantFiled: July 11, 2017Date of Patent: July 23, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inseok Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Publication number: 20190205258Abstract: A storage device includes a controller that receives a value corresponding to data stored in a memory and a key to be referenced to identify the value from a host. In addition, the controller manages partial key-value mapping information indicating a correspondence relationship between a partial key and a value address, and returns information to the host in response to a host request. The information corresponds to a key that includes a same character as a character at a specific position of the received key. The controller to determine the information by determining a partial region of the memory that stores the data based on the partial key-value mapping information and performing a read operation on the partial region to obtain an entire key including the partial key.Type: ApplicationFiled: December 29, 2017Publication date: July 4, 2019Inventors: Young-Ho PARK, Sungkug CHO, Byoung Young AHN
-
Patent number: 10289722Abstract: A multi-level cache system may include a server with a processor and memory. The memory may include a database cache system for use with a distributed database system. The server may also include a Solid State Drive that may include a key-value store and a second storage device that may store a backend database. The key-value store may act as a second level cache to the database cache system.Type: GrantFiled: April 11, 2016Date of Patent: May 14, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inseok Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Patent number: 10275357Abstract: In a multi-level cache system, a logic may be responsible for calculating the appropriate sizes for a database cache and a key-value store. Reception circuitry may receive a hit rate for the database cache, a reuse distance for the key-value store, and a user-selected quality of server. An adaption calculator may then calculate a target size for the database cache and a target size for the key-value store. Transmission circuitry may then transmit the target size for the database cache and the target size for the key-value store for use in the multi-level cache system.Type: GrantFiled: April 11, 2016Date of Patent: April 30, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inseok Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Patent number: 10241701Abstract: A solid state memory system includes: an interface circuit; a device processor, coupled to the interface circuit, configured to receive a dynamic power limit command through the interface circuit and update a metadata log based on the dynamic power limit command; a non-volatile memory array coupled to the interface circuit; and a power manager unit, coupled between the device processor and the non-volatile memory array, configured to alter an operating configuration of the non-volatile memory array to meet the requirement of the dynamic power limit command.Type: GrantFiled: December 21, 2015Date of Patent: March 26, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Inseok Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Publication number: 20180143780Abstract: A storage system performing data deduplication includes a storage device configured to store data received from a host, and a controller configured to receive the data and an index associated with the data received from the host. The controller includes a memory configured to store mapping information and a reference count, the mapping information associating the index received from the host with a physical address of the storage system, the reference count associated with the index received from the host. The controller determines whether the data received from the host corresponds to a duplicate of data previously stored in the storage device by reading, from the memory, the mapping information and the reference count, the reading based on the index received from the host. The controller performs a deduplication process by updating the reference count if the data received from the host corresponds to the duplicate of data previously stored.Type: ApplicationFiled: November 16, 2017Publication date: May 24, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-kug CHO, Byoung-young AHN, Eun-jin YUN, Yang-seok KI, Sil-wan CHANG, Seok-chan LEE
-
Patent number: 9977487Abstract: A memory device and a method for rescheduling memory operations is disclosed. The method includes receiving memory operations for memory arrays of a memory device; storing the memory operations in queues associated with the memory array; estimating power consumption for each of the memory operations queued in the queues based on a power model; determining that a memory operation causes an estimated power consumption of the memory device to be exceeded over an allowable power budget within a first time window; determining a candidate memory operation in the queues that is scheduled to operate in a second time window after the first time window, wherein the candidate memory operation has less power consumption than the memory operation according to the power model; and dynamically reordering the memory operations in the queues and generating rescheduled memory operations by reordering the memory operation out of the first time window and reordering the candidate memory operation into the first time window.Type: GrantFiled: June 7, 2017Date of Patent: May 22, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Patent number: 9846651Abstract: A computing system includes a memory storage unit, having memory blocks, configured as a memory cache to store values of key-value pairs; and a device control unit, coupled to the memory storage unit, configured to: identify eviction targets from key-value eviction candidates in a key-value registry based on an eviction policy; calculate an associated eviction count of associated eviction candidates within the same instance of the memory blocks as the eviction targets; select an erase block as the memory blocks associated with the highest value of the associated eviction count; and interface with the memory storage unit to perform an erase operation on the erase block.Type: GrantFiled: March 28, 2016Date of Patent: December 19, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Inseok Stephen Choi, Byoung Young Ahn, Yang Seok Ki
-
Publication number: 20170344284Abstract: A storage device (220) is described. The storage device (220) may store data in a storage memory (445), and may have a host interface (420) to manage communications between the storage device (220) and a host machine (110, 115, 120, 125, 130). The storage device (220) may also include a translation layer (430) to translate addresses between the host machine (110, 115, 120, 125, 130) and the storage memory (445), and a storage interface (440) to access data from the storage memory (445). An in-storage monitoring engine (425) may determine characteristics (605, 610, 615) of the storage device (220), such as latency (605), bandwidth (610), and retention (615).Type: ApplicationFiled: August 1, 2016Publication date: November 30, 2017Inventors: Inseok Stephen CHOI, Yang Seok KI, Byoung Young AHN
-
Publication number: 20170346699Abstract: A system for answering queries (1305) regarding a system topology (1105) and local storage information (1110) in a data center (105) is described. The system may include reception logic (230) and transmission logic (235) that may receive and send data, respectively. Among the data that may be received and sent are queries (1305) and responses (1310). The system may have storage (225) for a storage graph (705), which may include nodes (710, 715, 720, 725, 730, 735, 740, 745, 750, 755, 760, 830, 835, 840, 845, 850, 855, 860, 865, 1020, 1030) and multi-weight edges (805, 810, 815, 820, 825, 910, 915, 1055, 1060). A storage distance predictor (245) may use the storage graph (705) to generate the responses (1310) to the queries (1305).Type: ApplicationFiled: July 28, 2016Publication date: November 30, 2017Inventors: Inseok Stephen CHOI, Yang Seok KI, Byoung Young AHN