Patents by Inventor Byron D. Harris
Byron D. Harris has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240134551Abstract: Apparatuses and methods for read source determination are provided. One example apparatus can include a controller configured to determine a source for read requests and to direct read requests for a first portion of data to a first block of single level memory cells in response to an amount of a second portion of data written to a second block of single level memory cells being less than a threshold amount, and direct read requests for the first portion of data to a first block of quad level memory cells in response to the amount of the second portion of data written to the second block of single level memory cells being at least the threshold amount.Type: ApplicationFiled: September 28, 2023Publication date: April 25, 2024Inventors: Tom V. Geukens, Byron D. Harris
-
Patent number: 11922011Abstract: A data item is programmed to a first set of management units (MUs) associated with a first portion of one or more memory devices. The first portion includes memory cells of a first type. The first set of MUs is associated with a first physical address. A mapping is generated in a virtual MU data structure that associates the first physical address with a set of virtual MUs associated with the one or more memory devices. An entry associated with the data item is added to a logical-to-physical (L2P) table associated with the one or more memory devices. The entry includes an identifier associated with the set of virtual MUs associated with the one or more memory devices. A detection is made that the data item is programmed to a second set of MUs associated with a second portion of the one or more memory devices. The second portion includes memory cells of a second type. The second set of MUs is associated with a second physical address.Type: GrantFiled: September 1, 2021Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventors: Johnny A. Lam, Samyukta Mudugal, Sanjay Subbarao, Byron D. Harris, Daniel A. Boals
-
Publication number: 20240062840Abstract: A processing device in a memory sub-system performs a first pass of a multi-pass programming operation to coarsely program a first wordline, performs a second pass to coarsely program a second wordline adjacent to the first wordline, performs a third pass of a multi-pass programming operation to finely program the first wordline, performs a fourth pass of a multi-pass programming operation to coarsely program a third wordline adjacent to the second wordline, performs a fifth pass of a multi-pass programming operation to finely program the second wordline, and responsive to determining that at least the second wordline has been finely programmed, performs a read verify operation on one or more cells associated with the first wordline.Type: ApplicationFiled: August 16, 2022Publication date: February 22, 2024Inventors: Michael Winterfeld, Byron D. Harris, Tom Geukens, Juane Li, Fangfang Zhu
-
Publication number: 20240012751Abstract: Methods, systems, and devices for adaptive wear leveling for a memory system are described. A memory system may implement an adaptive rate for performing various wear leveling operations, such as an adaptive rate for performing wear leveling evaluations, or an adaptive rate for performing wear leveling data transfers, among other examples. For example, a memory system may begin with or default to performing wear leveling operations in accordance with a relatively slower rate, and adjust (e.g., accelerate) wear leveling operations based on detecting a relatively greater demand to perform wear leveling operations. In some such examples, wear leveling operations may be capped at a rate (e.g., a maximum rate), which may limit a degradation of memory system performance while performing wear leveling operations. As wear distribution improves, the memory system may adjust (e.g., decelerate) wear leveling operations.Type: ApplicationFiled: July 11, 2022Publication date: January 11, 2024Inventors: John J. Kane, Byron D. Harris, Vivek Shivhare
-
Publication number: 20230393779Abstract: Methods, systems, and devices for plane balancing in a memory system are described. A memory system may select a memory die for writing a set of data. The memory die may include a plurality of planes each of which may include a respective plurality of blocks of memory cells. Based on selecting the memory die, the memory system may determine a first plane of the plurality of planes that has a first quantity of blocks with an availability status and a second plane of the plurality of planes that has a second quantity of blocks with the availability status. The memory system may write the set of data to the plurality of planes, excluding at least the first plane, based at least in part on the first quantity of blocks and the second quantity of blocks.Type: ApplicationFiled: July 13, 2022Publication date: December 7, 2023Inventors: John J. Kane, Byron D. Harris, Vivek Shivhare
-
Patent number: 11797435Abstract: A zone is loaded onto a first memory component of a storage system, wherein the zone comprises one or more regions of data blocks comprising a first plurality of logical block addresses (LBAs), and a snapshot of each of the one or more regions is stored on a second memory component of the storage system and is associated with a version identifier. A particular version identifier associated with a respective snapshot of a region is identified, and a set of journals stored on the second memory component are identified, wherein the set of journals comprise a second plurality of LBAs mapped to a second plurality of physical block addresses.Type: GrantFiled: June 7, 2021Date of Patent: October 24, 2023Assignee: Micron Technology, Inc.Inventors: Daniel A. Boals, Byron D. Harris, Karl D. Schuh, Amy L. Wohlschlegel
-
Patent number: 11762765Abstract: A zone is loaded onto a first memory component of a storage system, wherein the zone comprises one or more regions of data blocks comprising a first plurality of logical block addresses (LBAs), and a snapshot of each of the one or more regions is stored on a second memory component of the storage system and is associated with a version identifier. A particular version identifier associated with a respective snapshot of a region is identified, and a set of journals stored on the second memory component are identified, wherein the set of journals comprise a second plurality of LBAs mapped to a second plurality of physical block addresses.Type: GrantFiled: June 7, 2021Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Daniel A. Boals, Byron D. Harris, Karl D. Schuh, Amy L. Wohlschlegel
-
Patent number: 11630778Abstract: A write command is received, for example, from a host system, which operates on a first logical address range. A read command is received that specifies a second logical address range that matches the first logical address range. Responsive to determining that a deallocate command has been received after the write command, zero-filled data is returned in response to the read command.Type: GrantFiled: May 17, 2021Date of Patent: April 18, 2023Assignee: Micron Technology, Inc.Inventors: Scheheresade Virani, Byron D. Harris
-
Publication number: 20230063167Abstract: Systems and methods are disclosed including a method comprising sending, by a monitored central processing unit (CPU) to a monitoring CPU of a memory sub-system controller, an address range of a logging data structure stored within a local memory component of the monitored CPU; storing, in the logging data structure by the monitored CPU, a log file comprising system state information associated with one or more tasks performed by the monitored CPU; executing, by the monitoring CPU, a data-gathering task to retrieve the log file from the logging data structure; and sending, by the monitoring CPU, the log file to a host system.Type: ApplicationFiled: September 1, 2021Publication date: March 2, 2023Inventors: Andrei Konan, Byron D. Harris
-
Publication number: 20230061180Abstract: A data item is programmed to a first set of management units (MUs) associated with a first portion of one or more memory devices. The first portion includes memory cells of a first type. The first set of MUs is associated with a first physical address. A mapping is generated in a virtual MU data structure that associates the first physical address with a set of virtual MUs associated with the one or more memory devices. An entry associated with the data item is added to a logical-to-physical (L2P) table associated with the one or more memory devices. The entry includes an identifier associated with the set of virtual MUs associated with the one or more memory devices. A detection is made that the data item is programmed to a second set of MUs associated with a second portion of the one or more memory devices. The second portion includes memory cells of a second type. The second set of MUs is associated with a second physical address.Type: ApplicationFiled: September 1, 2021Publication date: March 2, 2023Inventors: Johnny A. Lam, Samyukta Mudugal, Sanjay Subbarao, Byron D. Harris, Daniel A. Boals
-
Patent number: 11275523Abstract: A plurality of generators that each correspond to a respective one of a plurality of cursors associated with the plurality of memory devices are identified. A sequence of logical unit numbers (LUNs) of a plurality of sequences of LUNs are generated for each of the cursors based on a respective generator corresponding to the plurality of cursors. Each of the cursors are directed to perform a memory operation on a set of LUNs in an order provided by the sequence of LUNs that is associated with each of the plurality of cursors.Type: GrantFiled: October 23, 2020Date of Patent: March 15, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Daniel A. Boals, Karl D. Schuh, Byron D. Harris
-
Patent number: 11232028Abstract: Systems and methods for storing and validating namespace metadata are disclosed. An exemplary system includes a memory component and a processing device receiving a first read instruction from a host process. The first read instruction includes a namespace offset. A first logical address is generated by combining a namespace identifier for the namespace assigned to the host process and the namespace offset. The first logical address is translated into a first physical address using a plurality of hierarchical tables. A second read instruction, which includes the first physical address and the first logical address, is generated. The second read instruction is sent to a memory component. The memory component validates the translation of the first logical address by comparing the first logical address in the second read instruction to metadata associated with data to be read at the first physical address.Type: GrantFiled: May 15, 2020Date of Patent: January 25, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Byron D. Harris, Karl D. Schuh
-
Publication number: 20210294751Abstract: A zone is loaded onto a first memory component of a storage system, wherein the zone comprises one or more regions of data blocks comprising a first plurality of logical block addresses (LBAs), and a snapshot of each of the one or more regions is stored on a second memory component of the storage system and is associated with a version identifier. A particular version identifier associated with a respective snapshot of a region is identified, and a set of journals stored on the second memory component are identified, wherein the set of journals comprise a second plurality of LBAs mapped to a second plurality of physical block addresses.Type: ApplicationFiled: June 7, 2021Publication date: September 23, 2021Inventors: Daniel A. Boals, Byron D. Harris, Karl D. Schuh, Amy L. Wohlschlegel
-
Publication number: 20210271601Abstract: A write command is received, for example, from a host system, which operates on a first logical address range. A read command is received that specifies a second logical address range that matches the first logical address range. Responsive to determining that a deallocate command has been received after the write command, zero-filled data is returned in response to the read command.Type: ApplicationFiled: May 17, 2021Publication date: September 2, 2021Inventors: Scheheresade Virani, Byron D. Harris
-
Publication number: 20210191870Abstract: A read command is received from a host system, which operates on a first logical block address (LBA) range that at least partially overlaps with a second LBA range associated with a write command. A state associated with the write command is determined, where the state is indicative of whether a logical-to-physical (L2P) mapping table has been updated based on the write command. Data corresponding to the first LBA range is transmitted to the host system based on the state associated with the write command.Type: ApplicationFiled: December 19, 2019Publication date: June 24, 2021Inventors: Scheheresade Virani, Byron D. Harris
-
Patent number: 11042481Abstract: A read command is received from a host system, which operates on a first logical block address (LBA) range that at least partially overlaps with a second LBA range associated with a write command. A state associated with the write command is determined, where the state is indicative of whether a logical-to-physical (L2P) mapping table has been updated based on the write command. Data corresponding to the first LBA range is transmitted to the host system based on the state associated with the write command.Type: GrantFiled: December 19, 2019Date of Patent: June 22, 2021Assignee: Micron Technology, Inc.Inventors: Scheheresade Virani, Byron D. Harris
-
Patent number: 11030089Abstract: A portion of a logical block address to physical block address (“L2P”) translation map may be identified. A last snapshot of the portion of the L2P translation map may be identified. One or more write operations may be determined, where the write operations are associated with logical block addresses of the portion of the L2P translation map. The write operations may have been performed after the last snapshot of the portion of the L2P translation map was stored. An address on the portion of the L2P translation map may be updated by a processing device based on the determined one or more write operations and the last snapshot of the portion of the L2P translation map.Type: GrantFiled: September 28, 2018Date of Patent: June 8, 2021Assignee: Micron Technology, Inc.Inventors: Daniel A. Boals, Byron D. Harris, Karl D. Schuh, Amy L. Wohlschlegel
-
Publication number: 20210042055Abstract: A plurality of generators that each correspond to a respective one of a plurality of cursors associated with the plurality of memory devices are identified. A sequence of logical unit numbers (LUNs) of a plurality of sequences of LUNs are generated for each of the cursors based on a respective generator corresponding to the plurality of cursors. Each of the cursors are directed to perform a memory operation on a set of LUNs in an order provided by the sequence of LUNs that is associated with each of the plurality of cursors.Type: ApplicationFiled: October 23, 2020Publication date: February 11, 2021Inventors: Daniel A. Boals, Karl D. Schuh, Byron D. Harris
-
Patent number: 10860243Abstract: Each of a multiple cursors is assigned a respective generator of multiple generators. The cursors are used to perform an operation on a set of logical unit numbers (LUN) associated with memory devices. Multiple sequences of LUNs are identified based on the generators. Each of the cursors is associated with one of the sequences of LUNs. The operation on the set of LUNs associated with the memory devices is performed using the sequences of LUNs. The operation on the set of LUNs is performed in an order provided by the sequences of LUNs to reduce a probability of collision by the cursors in the performance of the operation.Type: GrantFiled: November 30, 2018Date of Patent: December 8, 2020Assignee: MICRON TECHNOLOGY, INC.Inventors: Daniel A. Boals, Karl D. Schuh, Byron D. Harris
-
Publication number: 20200278927Abstract: Systems and methods for storing and validating namespace metadata are disclosed. An exemplary system includes a memory component and a processing device receiving a first read instruction from a host process. The first read instruction includes a namespace offset. A first logical address is generated by combining a namespace identifier for the namespace assigned to the host process and the namespace offset. The first logical address is translated into a first physical address using a plurality of hierarchical tables. A second read instruction, which includes the first physical address and the first logical address, is generated. The second read instruction is sent to a memory component. The memory component validates the translation of the first logical address by comparing the first logical address in the second read instruction to metadata associated with data to be read at the first physical address.Type: ApplicationFiled: May 15, 2020Publication date: September 3, 2020Inventors: Byron D. Harris, Karl D. Schuh