Patents by Inventor Byungsub Kim
Byungsub Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230370309Abstract: A feed forward equalizer includes a plurality of delay circuits connected to each other in series and configured to delay input signals. A plurality of filters respectively correspond to outputs of the plurality of delay circuits, except for a reference output which is an output of a first delay circuit among the plurality of delay circuits, and the input signals. A calculator configured to sum the reference output and outputs of the plurality of filters. Each of the plurality of filters is configured to receive an output of a delay circuit corresponding thereto, among the plurality of filters, and the reference output.Type: ApplicationFiled: May 8, 2023Publication date: November 16, 2023Applicant: POSTECH RESEARCH AND BUSINESS DEVELOPMENT FOUNDATIONInventors: CHANGJAE MOON, BYUNGSUB KIM
-
Publication number: 20230269064Abstract: A data transmitter includes a transmitting circuit configured to transmit data, the data including alternating odd-numbered data and even-numbered data. The transmitting circuit includes a first flip flop configured to receive the odd-numbered data and generate retimed odd-numbered data, and a second flip flop configured to receive the even-numbered data and generate retimed even-numbered data. The data transmitter includes a clock transmitting circuit configured to supply a clock signal to the transmitting circuit, the clock transmitting circuit including a clock driver configured to transmit the clock signal to a receiver that receives the data.Type: ApplicationFiled: February 2, 2023Publication date: August 24, 2023Applicants: Samsung Electronics Co., Ltd., POSTECH RESEARCH AND BUSINESS DEVELOPMENT FOUNDATIONInventors: Byungsub KIM, Jaeyoung SEO
-
Patent number: 11221644Abstract: A system for transceiving data based on a clock transition time is provided. A transmitting device included in the system includes at least one first transmitting circuit configured to transmit data via a wired channel by changing a clock transition time based on the data, wherein the at least one first transmitting circuit includes a skew controller configured to output a skew clock generated by controlling a duty ratio and a skew of an input clock, and a phase-difference modulator configured to output a transmission signal including information about the data generated by changing a transition time of the skew clock based on the data.Type: GrantFiled: May 15, 2019Date of Patent: January 11, 2022Assignees: Samsung Electronics Co., Ltd., Postech Academy-Industry FoundationInventors: Sooeun Lee, Byungsub Kim
-
Patent number: 10523340Abstract: Provided are a transmitting device connected to a receiving device via a channel and the receiving device connected to the transmitting device via a channel. The transmitting device connected to a receiving device includes: a transmitter connected to the channel via an output node and configured to transmit, via the channel, a transmission signal to the receiving device, the transmitter having a transmission impedance associated therewith that is variable; and a monitoring device configured to detect a channel impedance of the channel and a receiving impedance of the receiving device by monitoring a voltage level of the output node, the monitoring device configured to set the transmission impedance based on the channel impedance and the receiving impedance.Type: GrantFiled: December 28, 2018Date of Patent: December 31, 2019Assignees: Samsung Electronics Co., Ltd., Postech Academy-Industry FoundationInventors: Minsoo Choi, Byungsub Kim
-
Publication number: 20190372681Abstract: Provided are a transmitting device connected to a receiving device via a channel and the receiving device connected to the transmitting device via a channel. The transmitting device connected to a receiving device includes: a transmitter connected to the channel via an output node and configured to transmit, via the channel, a transmission signal to the receiving device, the transmitter having a transmission impedance associated therewith that is variable; and a monitoring device configured to detect a channel impedance of the channel and a receiving impedance of the receiving device by monitoring a voltage level of the output node, the monitoring device configured to set the transmission impedance based on the channel impedance and the receiving impedance.Type: ApplicationFiled: December 28, 2018Publication date: December 5, 2019Applicants: Samsung Electronics Co., Ltd., Postech Academy-Industry FoundationInventors: Minsoo Choi, Byungsub Kim
-
Publication number: 20190354133Abstract: A system for transceiving data based on a clock transition time is provided. A transmitting device included in the system includes at least one first transmitting circuit configured to transmit data via a wired channel by changing a clock transition time based on the data, wherein the at least one first transmitting circuit includes a skew controller configured to output a skew clock generated by controlling a duty ratio and a skew of an input clock, and a phase-difference modulator configured to output a transmission signal including information about the data generated by changing a transition time of the skew clock based on the data.Type: ApplicationFiled: May 15, 2019Publication date: November 21, 2019Applicants: Samsung Electronics Co., Ltd., Postech Academy-Industry FoundationInventors: Sooeun Lee, Byungsub Kim
-
Patent number: 9806699Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: GrantFiled: August 21, 2012Date of Patent: October 31, 2017Assignee: International Business Machines CorporationInventors: John F. Bulzacchelli, Byungsub Kim
-
Patent number: 9503293Abstract: The present invention relates to a coefficient error robust feed forward equalizer and, more specifically, to a feed forward equalizing transmitter for baseband wired communication for preventing the influence of a coefficient error generated by the variation of nano-elements. The coefficient error robust feed forward equalizer according to one embodiment of the present invention comprises: a receiving terminal (130) for receiving input data (x) according to an integer time index (n), N number of delay units (D) connected with the input terminal (130) in series, a first calculator (110) for summing up tap signals outputted respectively from the N number of delay units (D); and a data change detection filter (120) for outputting a data transition value (b) on the basis of the change in the input data (x).Type: GrantFiled: April 30, 2014Date of Patent: November 22, 2016Assignee: POSTECH ACADEMY-INDUSTRY FOUNDATIONInventor: Byungsub Kim
-
Patent number: 9444437Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a separate summer circuit configured to add a respective feedback signal to a received input and a latch configured to receive an output of the summer circuit to provide different partial bit sequences based on a clock signal. A feedback circuit includes a multiplexer configured to multiplex the different partial bit sequences of each branch to assemble a full rate bit sequence and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input.Type: GrantFiled: March 27, 2015Date of Patent: September 13, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John F. Bulzacchelli, Byungsub Kim
-
Publication number: 20160105298Abstract: The present invention relates to a coefficient error robust feed forward equalizer and, more specifically, to a feed forward equalizing transmitter for baseband wired communication for preventing the influence of a coefficient error generated by the variation of nano-elements. The coefficient error robust feed forward equalizer according to one embodiment of the present invention comprises: a receiving terminal (130) for receiving input data (x) according to an integer time index (n), N number of delay units (D) connected with the input terminal (130) in series, a first calculator (110) for summing up tap signals outputted respectively from the N number of delay units (D); and a data change detection filter (120) for outputting a data transition value (b) on the basis of the change in the input data (x).Type: ApplicationFiled: April 30, 2014Publication date: April 14, 2016Applicant: POSTECH ACADEMY-INDUSTRY FOUNDATIONInventor: Byungsub Kim
-
Publication number: 20150256160Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: ApplicationFiled: May 20, 2015Publication date: September 10, 2015Inventors: JOHN F. BULZACCHELLI, BYUNGSUB KIM
-
Publication number: 20150200792Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a separate summer circuit configured to add a respective feedback signal to a received input and a latch configured to receive an output of the summer circuit to provide different partial bit sequences based on a clock signal. A feedback circuit includes a multiplexer configured to multiplex the different partial bit sequences of each branch to assemble a full rate bit sequence and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input.Type: ApplicationFiled: March 27, 2015Publication date: July 16, 2015Inventors: John F. Bulzacchelli, Byungsub Kim
-
Patent number: 9008169Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: GrantFiled: June 28, 2013Date of Patent: April 14, 2015Assignee: International Business MachinesInventors: John F. Bulzacchelli, Byungsub Kim
-
Publication number: 20130287089Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: ApplicationFiled: June 28, 2013Publication date: October 31, 2013Inventors: JOHN F. BULZACCHELLI, BYUNGSUB KIM
-
Patent number: 8477833Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: GrantFiled: February 6, 2009Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: John F. Bulzacchelli, Byungsub Kim
-
Publication number: 20120314757Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: ApplicationFiled: August 21, 2012Publication date: December 13, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John F. Bulzacchelli, Byungsub Kim
-
Publication number: 20100202506Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: ApplicationFiled: February 6, 2009Publication date: August 12, 2010Inventors: John F. Bulzacchelli, Byungsub Kim