Patents by Inventor Carl H. Carmichael
Carl H. Carmichael has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11579957Abstract: A system includes a plurality of watchdog components. Each watchdog component is configured to receive a kick signal from its monitored function to determine whether the monitored function is active. Each watchdog component is further configured to receive a respective token from all watchdog components that the each watchdog component is connected to. The respective token determines whether its respective watchdog component has timed out. Each watchdog component is further configured to generate a token responsive to the kick signal and further responsive to the respective token from all watchdog component that the each watchdog component is connected to. Each watchdog component is further configured to transmit the generated token to the all watchdog components that the each watchdog component is connected to.Type: GrantFiled: July 24, 2020Date of Patent: February 14, 2023Assignee: XILINX, INC.Inventors: Edward S. Peterson, Trevor W. Hardcastle, Carl H. Carmichael
-
Patent number: 7990173Abstract: A circuit for handling single event upsets includes a plurality of digital clock manager circuits. A plurality of counters are respectively coupled by their inputs to the outputs of the digital clock managers and a reset controller is coupled to the outputs of the counters. The reset controller is configured to determine an expected value of the counters. In response to an output value of one of the counters being less than the expected value, the reset controller triggers a reset of the digital clock manager coupled to the input of the one of the counters. In response to an output value of one of the counters being greater than or equal to the expected value, the reset controller continues operation without triggering a reset of a digital clock manager.Type: GrantFiled: March 16, 2010Date of Patent: August 2, 2011Assignee: Xilinx, Inc.Inventors: Chen W. Tseng, Carl H. Carmichael
-
Patent number: 7650585Abstract: Various approaches for generating an implementation of an electronic circuit design are disclosed. In one approach, a software portion of the design is compiled into software that is executable by a hard processor disposed on a single semiconductor chip with resources of an programmable logic device (PLD). A first synthesized version of a hardware portion of the design is generated for the PLD. A synthesized memory scrubber having an empty block for an address counter is generated, as well as a triple modular redundant (TMR) address counter. The memory in the first synthesized version of the hardware portion of the design is replaced with the memory scrubber, and a complete set of netlists is generated, including a TMR hardware portion of the design and a single instance of the synthesized memory scrubber. A configuration bitstream is generated from the complete set of netlists and stored for later use.Type: GrantFiled: September 27, 2007Date of Patent: January 19, 2010Assignee: XILINX, Inc.Inventors: Gregory J. Miller, Carl H. Carmichael, Chen Wei Tseng
-
Patent number: 7626415Abstract: A configuration management system is disclosed. For example, an embodiment of the present invention provides a configuration management system comprising a configuration storage device containing configuration data, and an integrated circuit, coupled to the configuration storage device, where the integrated circuit comprising at least one configuration management controller for managing a configuration of the integrated circuit in accordance with the configuration data, where the integrated circuit is deployed in a radiation tolerant device.Type: GrantFiled: February 27, 2008Date of Patent: December 1, 2009Assignee: XILINX, Inc.Inventors: Chen Wei Tseng, Carl H. Carmichael, Gregory J. Miller
-
Patent number: 7620883Abstract: SEU mitigation, detection, and correction techniques are disclosed. Mitigation techniques include: triple redundancy of a logic path extended the length of the FPGA; triple logic module and feedback redundancy provides redundant voter circuits at redundant logic outputs and voter circuits in feedback loops; enhanced triple device redundancy using three FPGAs is introduced to provide nine instances of the user's logic; critical redundant outputs are wire-ANDed together; redundant dual port RAMs, with one port dedicated to refreshing data; and redundant clock delay locked loops (DLL) are monitored and reset if each DLL does not remain in phase with the majority of the DLLs. Detection techniques include: configuration memory readback wherein a checksum is verified; separate FPGAs perform readbacks of configuration memory of a neighbor FPGA; and an FPGA performs a self-readback of its configuration memory array.Type: GrantFiled: March 24, 2006Date of Patent: November 17, 2009Assignee: XILINX, Inc.Inventors: Carl H. Carmichael, Phil Edward Brinkley, Jr.
-
Patent number: 7589558Abstract: A configuration management system is disclosed. For example, an embodiment of the present invention provides a configuration management system comprising at least one configuration storage device containing configuration data, and a plurality of integrated circuits, coupled to said at least one configuration storage device, where the plurality of integrated circuits are coupled in a loop, where each of the plurality of integrated circuits comprising at least one configuration management controller for managing a configuration of another integrated circuit in the loop in accordance with the configuration data, where the plurality of integrated circuits is deployed in at least one radiation tolerant device.Type: GrantFiled: February 27, 2008Date of Patent: September 15, 2009Assignee: XILINX, Inc.Inventors: Chen Wei Tseng, Carl H. Carmichael, Gregory J. Miller
-
Patent number: 7576557Abstract: A method of configuring an integrated circuit having programmable logic including the steps of generating a configuration bitstream in accordance with a configuration setup, storing the configuration bitstream into a portion of a memory, configuring the programmable logic of the integrated circuit with a first configuration portion of the configuration bitstream of the memory, monitoring the integrated circuit for at least one configuration error generated in response to an event upset, reconfiguring at least a portion of the programmable logic of the integrated circuit with a second configuration portion of the configuration bitstream in response to the at least one configuration error generated. The integrated circuit may operate normally during the process of reconfiguring the at least a portion of the programmable logic.Type: GrantFiled: March 26, 2008Date of Patent: August 18, 2009Assignee: Xilinx, Inc.Inventors: Chen Wei Tseng, Carl H. Carmichael
-
Patent number: 7512871Abstract: SEU mitigation, detection, and correction techniques are disclosed. Mitigation techniques include: triple redundancy of a logic path extended the length of the FPGA; triple logic module and feedback redundancy provides redundant voter circuits at redundant logic outputs and voter circuits in feedback loops; enhanced triple device redundancy using three FPGAs is introduced to provide nine instances of the user's logic; critical redundant outputs are wire-ANDed together; redundant dual port RAMs, with one port dedicated to refreshing data; and redundant clock delay locked loops (DLL) are monitored and reset if each DLL does not remain in phase with the majority of the DLLs. Detection techniques include: configuration memory readback wherein a checksum is verified; separate FPGAs perform readbacks of configuration memory of a neighbor FPGA; and an FPGA performs a self-readback of its configuration memory array.Type: GrantFiled: March 24, 2006Date of Patent: March 31, 2009Assignee: XILINX, Inc.Inventors: Carl H. Carmichael, Phil Edward Brinkley, Jr.
-
Patent number: 7452765Abstract: SEU-hardening series resistances loads are formed within the gate structures of cross-coupled inverters of a latch. For some embodiments, the gate contact for the input of each cross-coupled inverter has a sufficiently high resistance to provide the SEU-hardening series resistance. For other embodiments, a conductive trace layer coupled to the input of each cross-coupled inverter includes a high-resistivity portion that provides the SEU-hardening series resistance.Type: GrantFiled: September 30, 2005Date of Patent: November 18, 2008Assignee: XILINX, Inc.Inventors: Martin L. Voogel, Austin H. Lesea, Joseph J. Fabula, Carl H. Carmichael, Shahin Toutounchi, Michael J. Hart, Steven P. Young, Kevin T. Look, Jan L. de Jong
-
Patent number: 7383479Abstract: SEU mitigation, detection, and correction techniques are disclosed. Mitigation techniques include: triple redundancy of a logic path extended the length of the FPGA; triple logic module and feedback redundancy provides redundant voter circuits at redundant logic outputs and voter circuits in feedback loops; enhanced triple device redundancy using three FPGAs is introduced to provide nine instances of the user's logic; critical redundant outputs are wire-ANDed together; redundant dual port RAMs, with one port dedicated to refreshing data; and redundant clock delay locked loops (DLL) are monitored and reset if each DLL does not remain in phase with the majority of the DLLs. Detection techniques include: configuration memory readback wherein a checksum is verified; separate FPGAs perform readbacks of configuration memory of a neighbor FPGA; and an FPGA performs a self-readback of its configuration memory array.Type: GrantFiled: March 24, 2006Date of Patent: June 3, 2008Assignee: Xilinx, Inc.Inventors: Carl H. Carmichael, Phil Edward Brinkley, Jr.
-
Patent number: 7310759Abstract: SEU mitigation, detection, and correction techniques are disclosed. Mitigation techniques include: triple redundancy of a logic path extended the length of the FPGA; triple logic module and feedback redundancy provides redundant voter circuits at redundant logic outputs and voter circuits in feedback loops; enhanced triple device redundancy using three FPGAs is introduced to provide nine instances of the user's logic; critical redundant outputs are wire-ANDed together; redundant dual port RAMs, with one port dedicated to refreshing data; and redundant clock delay locked loops (DLL) are monitored and reset if each DLL does not remain in phase with the majority of the DLLs. Detection techniques include: configuration memory readback wherein a checksum is verified; separate FPGAs perform readbacks of configuration memory of a neighbor FPGA; and an FPGA performs a self-readback of its configuration memory array.Type: GrantFiled: March 24, 2006Date of Patent: December 18, 2007Assignee: Xilinx, Inc.Inventors: Carl H. Carmichael, Phil Edward Brinkley, Jr.
-
Patent number: 7249010Abstract: Methods of estimating the susceptibility to single event upsets (SEUs) of a design implemented in an FPGA. In an FPGA, many of the configuration memory cells could change state in response to an SEU without affecting the functionality of a design implemented in the FPGA. According to the methods of the invention, the number of “care bits” (bits associated with resources actually used in the design) is determined. The number of care bits as a proportion of the total number of configuration memory cells in the FPGA determines the “SEU Probability Impact” (SEUPI) value. The “Mean Time Between Upsets” (MTBU) value is an estimate of how much time will elapse, on average, before one of the configuration memory cells in the FPGA is affected by an SEU. To obtain the “Mean Time Between Failures” for the design implemented in the FPGA, the MTBU value is divided by the SEUPI value.Type: GrantFiled: April 3, 2003Date of Patent: July 24, 2007Assignee: Xilinx, Inc.Inventors: Prasanna Sundararajan, Carl H. Carmichael, Scott P. McMillan, Brandon J. Blodget, Cameron D. Patterson
-
Patent number: 7036059Abstract: SEU mitigation, detection, and correction techniques are disclosed.Type: GrantFiled: February 14, 2001Date of Patent: April 25, 2006Assignee: Xilinx, Inc.Inventors: Carl H. Carmichael, Phil Edward Brinkley, Jr.
-
Patent number: 6982451Abstract: SEU-hardening series resistances loads are formed within the gate structures of cross-coupled inverters of a latch. For some embodiments, the gate contact for the input of each cross-coupled inverter has a sufficiently high resistance to provide the SEU-hardening series resistance. For other embodiments, a conductive trace layer coupled to the input of each cross-coupled inverter includes a high-resistivity portion that provides the SEU-hardening series resistance.Type: GrantFiled: March 27, 2003Date of Patent: January 3, 2006Assignee: Xilinx, Inc.Inventors: Martin L. Voogel, Austin H. Lesea, Joseph J. Fabula, Carl H. Carmichael, Shahin Toutounchi, Michael J. Hart, Steven P. Young, Kevin T. Look, Jan L. de Jong
-
Patent number: 6560665Abstract: An FPGA interface device includes a microcontroller having a parallel port, a serial memory having an output port, and an on-board FPGA having a serial port coupled to the output port of the serial PROM and having a parallel port coupled to the parallel port of the microcontroller. The configuration design for the FPGA interface device's on-board FPGA and the firmware code for the interface device's microcontroller are stored in the serial memory. Upon power-up, the on-board FPGA reads the configuration design from the serial memory, and then configures itself accordingly. After properly configured, the on-board FPGA serially reads the microcontroller firmware code from the serial memory, parallelizes the firmware code, and thereafter enables the microcontroller to access the resulting parallel firmware code.Type: GrantFiled: May 14, 1999Date of Patent: May 6, 2003Assignee: Xilinx Inc.Inventors: Edwin W. Resler, Conrad A. Theron, Donald H. St. Pierre, Jr., Carl H. Carmichael
-
Patent number: 6425077Abstract: A system and method for reading back data from a programmable logic device (PLD). A clock offset table having one or more clock offset values is constructed. Each clock offset value indicates a relative clock cycle at which a selected bit read from the device is saved and sent to a host computer. The data is read from the PLD at a rate of one bit per readback clock cycle, and the readback clock cycles are counted as the bits are read from the device. When the count of readback clock cycles equals an offset, the bit is selected and saved.Type: GrantFiled: May 14, 1999Date of Patent: July 23, 2002Assignee: Xilinx, Inc.Inventors: Thach-Kinh Le, Chakravarthy K. Allamsetty, Carl H. Carmichael, Arun K. Mandhania, Donald H. St. Pierre, Jr., Conrad A. Theron
-
Patent number: 6308311Abstract: A method is disclosed for reconfiguring an on-board FPGA of an interface device without resetting the interface device. The FPGA interface device also includes a microcontroller, and the on-board FPGA has a serial data port coupled to a first, non-volatile memory and a parallel data port coupled to a second memory, which may be a volatile memory. The default configuration design is stored in the non-volatile memory. The on-board FPGA is initially in a serial configuration mode such that upon power-up, the on-board FPGA looks to the first memory via its serial port for the configuration design. Where it is desired to reconfigure the on-board FPGA, a new configuration design is stored in the second memory, and the on-board FPGA is instructed to reconfigure itself in parallel mode. In response thereto, the on-board FPGA looks to the second memory via its parallel port, retrieves the new configuration design, and then reconfigures itself accordingly.Type: GrantFiled: May 14, 1999Date of Patent: October 23, 2001Assignee: Xilinx, Inc.Inventors: Carl H. Carmichael, Conrad A. Theron, Donald H. St. Pierre, Jr.