Patents by Inventor Carlos A. Greaves
Carlos A. Greaves has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110006804Abstract: A method and circuit includes providing at least one conductor for receiving an input signal. A termination circuit and a clamp circuit are coupled to the at least one conductor. The termination circuit is enabled while the clamp circuit remains enabled. The clamp circuit is disabled. After disabling the clamp circuit, while the termination circuit remains enabled, both a first differential comparator and a second differential comparator are enabled. The first differential comparator receives a first differential input signal at a first input and a second differential input signal at a second input. The second differential comparator detects when a difference between the first differential input signal and the second differential input signal is greater than a predetermined value and enables transfer of an output of the first differential comparator to a memory controller.Type: ApplicationFiled: July 10, 2009Publication date: January 13, 2011Inventors: James G. Gay, Carlos A. Greaves
-
Patent number: 7859299Abstract: A method and circuit includes providing at least one conductor for receiving an input signal. A termination circuit and a clamp circuit are coupled to the at least one conductor. The termination circuit is enabled while the clamp circuit remains enabled. The clamp circuit is disabled. After disabling the clamp circuit, while the termination circuit remains enabled, both a first differential comparator and a second differential comparator are enabled. The first differential comparator receives a first differential input signal at a first input and a second differential input signal at a second input. The second differential comparator detects when a difference between the first differential input signal and the second differential input signal is greater than a predetermined value and enables transfer of an output of the first differential comparator to a memory controller.Type: GrantFiled: July 10, 2009Date of Patent: December 28, 2010Assignee: Freescale Semiconductor, Inc.Inventors: James G. Gay, Carlos A. Greaves
-
Patent number: 7613775Abstract: Hashing and pattern matching are used in an information processing system to process incoming messages from a network such as an Ethernet-based network. Using hashing and pattern matching increases the efficiency of message acceptance and rejection without increasing software-based processor tasks. A hash function and a pattern matching function are performed on a message received by an information processing system, and the message is selectively accepted based on at least one of a hash result and a pattern matching result. The incoming message can be searched for the existence of patterns and the absence of the patterns. The incoming message can be searched for the existence of multiple patterns. The results of pattern matching can be used not only for acceptance and rejection of messages, but also for other post-receipt tasks such as selective storage of incoming messages according to identified relative priorities or absolute criticality of messages having particular pattern matches.Type: GrantFiled: November 25, 2003Date of Patent: November 3, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Carlos A. Greaves, Harold M. Martin, Thang Q. Nguyen, Jose M. Nunez
-
Patent number: 7474585Abstract: A memory (10) has a plurality of memory cells, a serial address port (47) for receiving a low voltage high frequency differential address signal, and a serial input/output data port (52, 54) for receiving a high frequency low voltage differential data signal. The memory (10) can operate in one of two different modes, a normal mode and a cache line mode. In cache line mode, the memory can access an entire cache line from a single address. A fully hidden refresh mode allows for timely refresh operations while operating in cache line mode. Data is stored in the memory array (14) by interleaving in multiple sub-arrays (15, 17). During a hidden refresh mode of operation, one sub-array (15) is accessed while another sub-array (17) is refreshed. Two or more of the memories (10) may be chained together to provide a high speed low power memory system.Type: GrantFiled: April 17, 2007Date of Patent: January 6, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Perry H. Pelly, Carlos A. Greaves
-
Publication number: 20070211554Abstract: A memory (10) has a plurality of memory cells, a serial address port (47) for receiving a low voltage high frequency differential address signal, and a serial input/output data port (52, 54) for receiving a high frequency low voltage differential data signal. The memory (10) can operate in one of two different modes, a normal mode and a cache line mode. In cache line mode, the memory can access an entire cache line from a single address. A fully hidden refresh mode allows for timely refresh operations while operating in cache line mode. Data is stored in the memory array (14) by interleaving in multiple sub-arrays (15, 17). During a hidden refresh mode of operation, one sub-array (15) is accessed while another sub-array (17) is refreshed. Two or more of the memories (10) may be chained together to provide a high speed low power memory system.Type: ApplicationFiled: April 17, 2007Publication date: September 13, 2007Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Perry Pelly, Carlos Greaves
-
Patent number: 7268588Abstract: A level shifter circuit including first and second circuits and a protection layer. The first circuit receives an input signal and switches first and second nodes to opposite states within a first voltage range between first and second supply voltages. The second circuit switches the third and fourth nodes to opposite states within a second voltage range between third and fourth supply voltages in response to switching of the first and second nodes. The protection layer couples the first and second nodes to third and fourth nodes via respective first and second isolation paths. The isolation paths operate to keep the first and second nodes within the first voltage range and to keep the third and fourth nodes within the second voltage range. Isolation enables the use of thin gate-oxide devices for speed while extending the voltage range beyond the maximum voltage allowable for a single thin gate-oxide device.Type: GrantFiled: June 29, 2005Date of Patent: September 11, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Hector Sanchez, Carlos A. Greaves, Jim P. Nissen, Xinghai Tang
-
Patent number: 7240041Abstract: Hashing and pattern matching are used in an information processing system to process incoming messages from a network such as an Ethernet-based network. Using hashing and pattern matching increases the efficiency of message acceptance and rejection without increasing software-based processor tasks. A hash function and a pattern matching function are performed on a message received by an information processing system, and the message is selectively accepted based on at least one of a hash result and a pattern matching result. The incoming message can be searched for the existence of patterns and the absence of the patterns. The incoming message can be searched for the existence of multiple patterns. The results of pattern matching can be used not only for acceptance and rejection of messages, but also for other post-receipt tasks such as selective storage of incoming messages according to identified relative priorities or absolute criticality of messages having particular pattern matches.Type: GrantFiled: November 25, 2003Date of Patent: July 3, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Harold M. Martin, Carlos A. Greaves, Thang Q. Nguyen, Jose M. Nunez
-
Patent number: 7221613Abstract: A memory (10) has a plurality of memory cells, a transceiver (56) for receiving a low voltage high frequency differential address signal, and a serial input/output data port (52, 54) for receiving a high frequency low voltage differential data signal. The memory (10) can operate in one of two different modes, a normal mode and a cache line mode. In cache line mode, the memory can access an entire cache line from a single address. A fully hidden refresh mode allows for timely refresh operations while operating in cache line mode. Data is scored in the memory array (14) by interleaving in multiple sub-arrays (15, 17). During a hidden refresh mode of operation, one sub-array (15) is accessed while another sub-array (17) is refreshed. Two or more of the memories (10) may be chained together to provide a high speed low power memory system.Type: GrantFiled: May 26, 2004Date of Patent: May 22, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Perry H. Pelley, Carlos A. Greaves
-
Patent number: 7183817Abstract: A high speed output buffer including an input circuit providing first and second signals within a first voltage range having a first common mode voltage, an AC interface receiving the first and second signals and providing first and second preliminary drive signals, a detection and correction circuit that corrects a state of the first preliminary drive signal AC coupled to the first signal, first and second drive circuits receiving the preliminary drive signals and providing first and second drive signals, where the first drive circuit operates within a second voltage range having a greater common mode voltage and where the second drive circuit operates within a third voltage range, and an output that switches an output node within a voltage range that is greater than a maximum voltage range. The first, second and third voltage ranges are each within the maximum voltage range suitable for thin-gate devices.Type: GrantFiled: June 29, 2005Date of Patent: February 27, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Hector Sanchez, Xinghai Tang, Carlos A. Greaves, Jim P. Nissen
-
Publication number: 20070008001Abstract: A level shifter circuit including first and second circuits and a protection layer. The first circuit receives an input signal and switches first and second nodes to opposite states within a first voltage range between first and second supply voltages. The second circuit switches the third and fourth nodes to opposite states within a second voltage range between third and fourth supply voltages in response to switching of the first and second nodes. The protection layer couples the first and second nodes to third and fourth nodes via respective first and second isolation paths. The isolation paths operate to keep the first and second nodes within the first voltage range and to keep the third and fourth nodes within the second voltage range. Isolation enables the use of thin gate-oxide devices for speed while extending the voltage range beyond the maximum voltage allowable for a single thin gate-oxide device.Type: ApplicationFiled: June 29, 2005Publication date: January 11, 2007Applicant: Freescale Semiconductor Inc.Inventors: Hector Sanchez, Carlos Greaves, Jim Nissen, Xinghai Tang
-
Publication number: 20070001716Abstract: A high speed output buffer including an input circuit providing first and second signals within a first voltage range having a first common mode voltage, an AC interface receiving the first and second signals and providing first and second preliminary drive signals, a detection and correction circuit that corrects a state of the first preliminary drive signal AC coupled to the first signal, first and second drive circuits receiving the preliminary drive signals and providing first and second drive signals, where the first drive circuit operates within a second voltage range having a greater common mode voltage and where the second drive circuit operates within a third voltage range, and an output that switches an output node within a voltage range that is greater than a maximum voltage range. The first, second and third voltage ranges are each within the maximum voltage range suitable for thin-gate devices.Type: ApplicationFiled: June 29, 2005Publication date: January 4, 2007Applicant: Freescale Semiconductor Inc.Inventors: Hector Sanchez, Xinghai Tang, Carlos Greaves, Jim Nissen
-
Patent number: 7135934Abstract: A programmable PLL including a receiver, a phase frequency detector, a charge pump, and a VCO. The receiver includes a programmable capacitor voltage divider that shifts voltage of an input clock to provide a level-shifted clock. The AC interface includes a state detection and correction circuit that ensures proper state of the level-shifted clock. The PLL includes a pulse delay modulator for generating delayed clock control signals. The VCO includes a programmable phase control circuit that dynamically adjusts phase using the delayed clock control signals. The VCO circuit includes a ring oscillator circuit with one or more phase control nodes. The programmable phase control circuit selectively couples devices to the phase control node using the clock control signals to adjust phase. The devices may be capacitors or transistors, each switched using switches controlled by the delayed clock control signals. The capacitors may be metal capacitors or semiconductor transistor capacitors.Type: GrantFiled: March 1, 2005Date of Patent: November 14, 2006Assignee: Freescale, Semiconductor, Inc.Inventors: Hector Sanchez, Carlos A. Greaves, Jim P. Nissen, Xinghai Tang
-
Publication number: 20060197608Abstract: A programmable PLL including a receiver, a phase frequency detector, a charge pump, and a VCO. The receiver includes a programmable capacitor voltage divider that shifts voltage of an input clock to provide a level-shifted clock. The AC interface includes a state detection and correction circuit that ensures proper state of the level-shifted clock. The PLL includes a pulse delay modulator for generating delayed clock control signals. The VCO includes a programmable phase control circuit that dynamically adjusts phase using the delayed clock control signals. The VCO circuit includes a ring oscillator circuit with one or more phase control nodes. The programmable phase control circuit selectively couples devices to the phase control node using the clock control signals to adjust phase. The devices may be capacitors or transistors, each switched using switches controlled by the delayed clock control signals. The capacitors may be metal capacitors or semiconductor transistor capacitors.Type: ApplicationFiled: March 1, 2005Publication date: September 7, 2006Applicant: Freescale Semiconductor, IncInventors: Hector Sanchez, Carlos Greaves, Jim Nissen, Xinghai Tang
-
Publication number: 20050276141Abstract: A memory (10) has a plurality of memory cells, a serial address port (47) for receiving a low voltage high frequency differential address signal, and a serial input/output data port (52, 54) for receiving a high frequency low voltage differential data signal. The memory (10) can operate in one of two different modes, a normal mode and a cache line mode. In cache line mode, the memory can access an entire cache line from a single address. A fully hidden refresh mode allows for timely refresh operations while operating in cache line mode. Data is stored in the memory array (14) by interleaving in multiple sub-arrays (15, 17). During a hidden refresh mode of operation, one sub-array (15) is accessed while another sub-array (17) is refreshed. Two or more of the memories (10) may be chained together to provide a high speed low power memory system.Type: ApplicationFiled: May 26, 2004Publication date: December 15, 2005Inventors: Perry Pelley, Carlos Greaves
-
Publication number: 20050108943Abstract: Hashing and pattern matching are used in an information processing system to process incoming messages from a network such as an Ethernet-based network. Using hashing and pattern matching increases the efficiency of message acceptance and rejection without increasing software-based processor tasks. A hash function and a pattern matching function are performed on a message received by an information processing system, and the message is selectively accepted based on at least one of a hash result and a pattern matching result. The incoming message can be searched for the existence of patterns and the absence of the patterns. The incoming message can be searched for the existence of multiple patterns. The results of pattern matching can be used not only for acceptance and rejection of messages, but also for other post-receipt tasks such as selective storage of incoming messages according to identified relative priorities or absolute criticality of messages having particular pattern matches.Type: ApplicationFiled: November 25, 2003Publication date: May 26, 2005Inventors: Harold Martin, Carlos Greaves, Thang Nguyen, Jose Nunez
-
Publication number: 20050111446Abstract: Hashing and pattern matching are used in an information processing system to process incoming messages from a network such as an Ethernet-based network. Using hashing and pattern matching increases the efficiency of message acceptance and rejection without increasing software-based processor tasks. A hash function and a pattern matching function are performed on a message received by an information processing system, and the message is selectively accepted based on at least one of a hash result and a pattern matching result. The incoming message can be searched for the existence of patterns and the absence of the patterns. The incoming message can be searched for the existence of multiple patterns. The results of pattern matching can be used not only for acceptance and rejection of messages, but also for other post-receipt tasks such as selective storage of incoming messages according to identified relative priorities or absolute criticality of messages having particular pattern matches.Type: ApplicationFiled: November 25, 2003Publication date: May 26, 2005Inventors: Carlos Greaves, Harold Martin, Thang Nguyen, Jose Nunez
-
Patent number: 5909463Abstract: A transceiver (5) for an asymmetric communication system such as asymmetric digital subscriber line (ADSL) includes a configuration register (71) defining operation at either a central office (CO) or a remote terminal (RT). The configuration register (71) includes a control bit (72) for selecting either CO or RT mode. The transceiver (5) includes a signal processing module (70) configured according to the state of the control bit (72). For example, a digital interface (70) converts transmit data into transmit symbols and converts received symbols into receive data. The digital interface (70) uses a large memory (158) as a buffer in the transmit path and a small memory (160) as a buffer in the receive path in CO mode. In RT mode, the digital interface (70) uses the small memory (160) in the transmit path and the large memory (158) in the receive path. The selective configuration allows a single integrated circuit to be used in both CO and RT equipment.Type: GrantFiled: November 4, 1996Date of Patent: June 1, 1999Assignee: Motorola, Inc.Inventors: Terence L. Johnson, Peter R. Molnar, Howard E. Levin, Jeffrey P. Gleason, Robin Wiprud, Sujit Sudhaman, Jody Everett, Michael R. May, Carlos A. Greaves, Mathew A. Rybicki, Matthew A. Pendleton, John M. Porter
-
Patent number: 5880687Abstract: A cascaded integrator-comb (CIC) interpolation filter is included within a digital-to-analog converter (138) and includes two up-samplers (150, 164). The two up-samplers (150, 164) also include a sample-and-hold function. The first up-sampler (150) up-samples an output of a differentiator (140). The second up-sampler (164) up-samples an output of an integrator (152) This reduces the area and power requirements of the CIC interpolation filter, while providing approximately the same filtering performance in the pass band and transition band. The total over-sample ratio of the CIC interpolation filter is equal to the first up-sampling ratio multiplied by the second up-sampling ratio. The stop band requirements of the CIC interpolation filter determines the relative sizes of the first and second up-sampling ratios.Type: GrantFiled: February 25, 1997Date of Patent: March 9, 1999Assignee: Motorola Inc.Inventors: Michael R. May, Carlos A. Greaves
-
Patent number: 5825826Abstract: A data stream to be transmitted is received by a digital interface (52) and converted into a frequency encoded data. A gains block (54) receives the frequency encoded data and a gain adjustment signal, and produces a gain adjusted data to compensate for undesirable system level passband gain variation. The gain adjusted data is converted to a time domain data. The time domain data is processed by a high-pass and a droop correction filter (58, 59) to produce a filtered data. The filtered data is provided through an analog front-end (60) in order to provide a filtered analog data.Type: GrantFiled: September 30, 1996Date of Patent: October 20, 1998Assignee: Motorola, Inc.Inventors: Michael R. May, Carlos A. Greaves
-
Patent number: 5408529Abstract: A dual tone detector (100) for a single dual tone, a dual tone multi-frequency (DTMF), or similar system processes an input signal through both bandpass (103) and band reject (104) tone detectors. If both the bandpass (103) and band reject (104) tone detectors detect a tone, then the dual tone detector (100) provides a tone detect output signal. If only the bandpass tone detector (103), which is susceptible to false tones, detects a tone, then a voice input signal is muted and the tone detector (100) activates the tone detect output signal only if both the bandpass (103) and band reject (104) tone detectors subsequently detect a tone. In one embodiment, a dual bandpass/band reject tone detector (120) processes the input signal through shared front-end band reject filters (121, 122), limiters (124), resonators (127, 128), and a processing section (130) in order to save circuit area. Limiter and peak detector functions are also implemented in shared circuitry to further reduce circuit area.Type: GrantFiled: June 2, 1993Date of Patent: April 18, 1995Assignee: Motorola, Inc.Inventor: Carlos A. Greaves