Patents by Inventor Carlos A. Laber
Carlos A. Laber has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7221209Abstract: A circuit and corresponding method for a precision floating gate voltage reference that uses a feedback loop, conduction of tunnel devices, and a bandgap cell to accurately program a desired charge level on a floating gate and provide a predictable and programmable temperature coefficient parameter for such voltage reference. In one embodiment, a bandgap cell is coupled through a capacitor to the floating gate storage node for providing a voltage source for canceling the temperature coefficient (TC) of the storage capacitor. The circuit and method enables TC to be minimized by either choosing the proper voltage source characteristics or alternatively, by choosing the proper ratio of two capacitors. The bandgap cell can alternatively be designed to have positive TC (PTAT voltage sources) or negative TC (VBE junction).Type: GrantFiled: May 12, 2005Date of Patent: May 22, 2007Assignee: Intersil Americas, IncInventors: Bhupendra K. Ahuja, Hoa Vu, Carlos Laber
-
Publication number: 20060255854Abstract: A circuit and corresponding method for a precision floating gate voltage reference that uses a feedback loop, conduction of tunnel devices, and a bandgap cell to accurately program a desired charge level on a floating gate and provide a predictable and programmable temperature coefficient parameter for such voltage reference. In one embodiment, a bandgap cell is coupled through a capacitor to the floating gate storage node for providing a voltage source for canceling the temperature coefficient (TC) of the storage capacitor. The circuit and method enables TC to be minimized by either choosing the proper voltage source characteristics or alternatively, by choosing the proper ratio of two capacitors. The bandgap cell can alternatively be designed to have positive TC (PTAT voltage sources) or negative TC (VBE junction).Type: ApplicationFiled: May 12, 2005Publication date: November 16, 2006Inventors: Bhupendra Ahuja, Hoa Vu, Carlos Laber
-
Patent number: 6441682Abstract: The invention is an improved implementation of an active-RC polyphase band-pass filter with transconductor cross-coupling between filter sections. The polyphase filter has first to fourth inputs, first to fourth outputs, two filter sections, and a block of transconductor pairs. The four input signals to the polyphase filter succeed one another in phase by 90 degrees. The two filter sections have reactances comprised of active balanced operational amplifiers with matched capacitors in their feedback loops. The block of transconductor pairs is coupled between corresponding reactances of each filter. The transconductance of each transconductor pair is set as the product of a desired radian center frequency and the capacitance of the corresponding matched capacitors. In the preferred embodiment, the transconductors are Gm cells and the transconductance of at least one Gm cell is field adjustable.Type: GrantFiled: November 22, 2000Date of Patent: August 27, 2002Assignee: Micro Linear CorporationInventors: Charles Vinn, Gwilym Luff, Carlos Laber
-
Patent number: 6107887Abstract: A two-stage differential to single-ended amplifier. The input stage converts a differential voltage to a differential current. A first pair of bipolar input transistors are biased with constant currents. Therefore, their on-resistance does not affect gain linearity. Changes in input voltages induce currents in a first pair of field effect transistors (FETs) each having a gate coupled to the collector of a corresponding input transistor and a drain coupled to the emitter of the corresponding input transistor. Differential currents are provided to the output stage by a second pair of FETs, each configured to mirror the current in a corresponding one of the first pair of FETs. Gain is adjustable by enabling additional pairs of FETs configured as current mirrors. The output stage includes a second pair of bipolar transistors with bases coupled together and biased with equal currents. Currents from the input stage are applied to the emitters of the second pair of bipolar transistors.Type: GrantFiled: October 2, 1998Date of Patent: August 22, 2000Assignee: Micro Linear CorporationInventors: Robert Zucker, Carlos A. Laber, David Ritter
-
Patent number: 5559470Abstract: A fast parasitic-insensitive continuous-time filter and equalizer integrated circuit that uses an active integrator is described. Circuit techniques for excess-phase cancellation, and for setting the corner-frequency of the filter and equalizer are also described. These techniques result in a filter and equalizer chip with performance independent of process, supply, and temperature without employing phase-lock loops. This 20MHz 6th order Bessel filter and 2nd order equalizer operate from 5V, and generate only 0.24% (-52dB) of total harmonic distortion when processing 2Vp-p differential output signals. The device is optimized to limit high-frequency noise and to amplitude equalize the data pulses in hard disk read-channel systems. The device supports data rates of up to 36Mbps, and is built in a 1.5 .mu./4GHz BiCMOS technology.Type: GrantFiled: February 17, 1995Date of Patent: September 24, 1996Assignee: Micro Linear CorporationInventors: Carlos A. Laber, Paul R. Gray
-
Patent number: 5508570Abstract: A fast parasitic-insensitive continuous-time filter and equalizer integrated circuit uses an active integrator. The integrator has a left-half plane pole. A feedback path is provided that includes a resistive impedance which comprises a MOS transistor operated in the triode region. The resistive impedance is adjustable for cancelling the pole. The feedback path also includes a capacitive impedance coupled in series with the resistive impedance.Type: GrantFiled: January 27, 1993Date of Patent: April 16, 1996Assignee: Micro Linear CorporationInventors: Carlos A. Laber, Paul R. Gray
-
Patent number: 5283483Abstract: A fast parasitic-insensitive continuous-time filter and equalizer integrated circuit that uses an active integrator is described. Circuit techniques for excess-phase cancellation, and for setting the corner-frequency of the filter and equalizer are also described. These techniques result in a filter and equalizer chip with performance independent of process, supply, and temperature without employing phase-lock loops. This 20MHz 6th order Bessel filter and 2nd order equalizer operate from 5V, and generate only 0.24% (-52 dB) of total harmonic distortion when processing 2 Vp-p differential output signals. The device is optimized to limit high-frequency noise and to amplitude equalize the data pulses in hard disk read-channel systems. The device supports data rates of up to 36 Mbps, and is built in a 1.5.mu./4 GHz BiCMOS technology.Type: GrantFiled: January 27, 1993Date of Patent: February 1, 1994Assignee: Micro Linear CorporationInventors: Carlos A. Laber, Paul R. Gray
-
Patent number: 4897611Abstract: This invention is for a transconductance amplifier. The amplifier has an amplifier input and an amplifier output with an amplifier output impedance. An input stage of the amplifier has a first transconductance. An intermediate state is coupled to the amplifier output through positive feedback. The intermediate stage has a second transconductance and an intermediate stage output having an intermediate output impedance. The gain of the amplifier is a function of the first transconductance times the second transconductance times the amplifier output impedance times the intermediate output impedance.Type: GrantFiled: October 28, 1988Date of Patent: January 30, 1990Assignee: Micro Linear CorporationInventors: Carlos A. Laber, Paul R. Gray
-
Patent number: 4480230Abstract: A CMOS Class AB power amplifier is disclosed wherein supply-to-supply voltage swings across low resistive loads are efficiently and readily handled. A high gain input stage including a differential amplifier driving a common source amplifier drives unity gain push-pull output stage. Included in the invention is circuitry to control the DC bias current in the output driver devices in the event of an offset between the push-pull unity gain amplifiers.Type: GrantFiled: July 5, 1983Date of Patent: October 30, 1984Assignee: National Semiconductor CorporationInventors: Kevin E. Brehmer, James B. Wieser, Carlos A. Laber