Patents by Inventor Carlos Antonio Alba Pinto
Carlos Antonio Alba Pinto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8762686Abstract: A multimode accessible storage facility (10) is described that allows block access in a block access mode and row access in a row access mode. The facility comprises—a memory unit (20) comprising a plurality of memory banks (20.0, . . . , 20.F) each having a respective bank index (0, . . . , F), —an address generator (30) for generating for each of said memory banks a rotated bank address as a function of an input address and a shift parameter, —an input vector data rotator (40) for rotating an input vector and for providing vector elements of the rotated input vector to a respective bank of the memory unit, and—an output vector rotator (50) for inverse rotating a vector comprising vector elements retrieved from respective banks of the memory unit and for providing the rotated output vector.Type: GrantFiled: February 22, 2010Date of Patent: June 24, 2014Assignee: Intel CorporationInventors: Nikhil Kumar Sharma, Carlos Antonio Alba Pinto
-
Patent number: 8364935Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word addressed by an instruction address. An instruction execution unit, processes a plurality of instructions from the instruction word in parallel. A detection unit, detects in which of a plurality of ranges the instruction address lies. The detection unit is coupled to the instruction execution unit and/or the instruction memory system, to control a way in which the instruction execution unit parallelizes processing of the instructions from the instruction word, dependent on a detected range. In an embodiment the instruction execution unit and/or the instruction memory system adjusts a width of the instruction word that determines a number of instructions from the instruction word that is processed in parallel, dependent on the detected range.Type: GrantFiled: October 1, 2003Date of Patent: January 29, 2013Assignee: Nytell Software LLCInventors: Ramanathan Sethuraman, Balakrishnan Srinivasan, Carlos Antonio Alba Pinto, Harm Johannes Antonius Maria Peters, Rafael Peset Llopis
-
Patent number: 8339405Abstract: A programmable data processing circuit has a memory for storing pixel values, or more generally data values as a function of position in a signal. The programmable data processing circuit supports instructions that include an indication of a selected parameter value set that indicates how a plurality of data values must be arranged for parallel output from a memory. Instructions that indicate different parameter value sets can be executed intermixed with one another. The programmable data processing circuit responds to instructions of this type by retrieving the selected parameter value sets from a parameter storage circuit (246), and controlling a switching circuit (22) between a memory port (21) of a memory circuit (20) and a data port (26) at least partly dependent on the selected parameter value set.Type: GrantFiled: May 7, 2007Date of Patent: December 25, 2012Assignees: Intel Corporation, Intel Benelux B.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman
-
Publication number: 20120042149Abstract: A multimode accessible storage facility (10) is described that allows block access in a block access mode and row access in a row access mode. The facility comprises—a memory unit (20) comprising a plurality of memory banks (20.0, . . . , 20.F) each having a respective bank index (0, . . . , F), —an address generator (30) for generating for each of said memory banks a rotated bank address as a function of an input address and a shift parameter, —an input vector data rotator (40) for rotating an input vector and for providing vector elements of the rotated input vector to a respective bank of the memory unit, and —an output vector rotator (50) for inverse rotating a vector comprising vector elements retrieved from respective banks of the memory unit and for providing the rotated output vector.Type: ApplicationFiled: February 22, 2010Publication date: February 16, 2012Applicant: Silicon Hive B.V.Inventors: Nikhil Kumar Sharma, Carlos Antonio Alba Pinto
-
Patent number: 7861062Abstract: The data processing device has a plurality of functional units and issues instructions in successive instruction cycles. Instructions of a first type are each intended for one functional unit at a time. An instruction of a second type causes a combination of functional units to respond in the same instruction execution cycle, a result from one functional unit being used by another as part of the execution of the same instruction. Preferably, the device supports alternative operation at a number of different instruction cycle rates, dependent on whether an executed program segment contains instructions of the second type. The fastest instruction cycle rate does not allow execution of the instruction of the second type, because operation by different functional units does not fit within the instruction execution cycle.Type: GrantFiled: June 22, 2004Date of Patent: December 28, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: Carlos Antonio Alba Pinto, Balakrishnan Srinivasan, Ramanathan Sethuraman
-
Patent number: 7730284Abstract: An instruction processing device has a of pipe-line stage with a functional unit for executing a command from an instruction. A first register unit is coupled to the functional unit for storing a result of execution of the command when the command has reached a first one of the pipeline stages, and for supplying bypass operand data to the functional unit. A register file is coupled to the functional unit for storing the result when the command has reached a second one of the pipeline stages, downstream from the first one of the pipeline stages, and for supplying operand data to the functional unit. A disable circuit is coupled to selectively disable storing of the results in the register file under control of the instructions.Type: GrantFiled: March 17, 2004Date of Patent: June 1, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: Balakrishnan Srinivasan, Ramanathan Sethuraman, Carlos Antonio Alba Pinto
-
Publication number: 20100088475Abstract: A data processing circuit comprises an instruction execution circuit (14) and a plurality of memory banks. The instruction execution circuit (14) is capable of processing blocks of data values (e.g. pixel values for a two-dimensional block of pixels) in parallel. The data values are stored (preferably cached) in the memory banks and supplied in parallel. A plurality of translation circuits (22) is coupled between block addressing outputs of the instruction execution circuits and address inputs of the memory banks. The translation circuits provide for the possibilty of addressing more than one block in parallel from different memory banks. The data is routed to the execution circuit from the selected memory banks by routing circuits. In an embodiment each translation circuit is able to address all memory of the banks.Type: ApplicationFiled: September 21, 2007Publication date: April 8, 2010Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman
-
Patent number: 7694078Abstract: An array of data values, such as an image of pixel values, is stored in a main memory (12). A processing operation is performed using the pixel values. The processing operation defines time points of movement of a multidimensional region (20, 22) of locations in the image. Pixel values from inside and around the region are cached for processing. At least when a cache miss occurs for a pixel value from outside the region, cache replacement of data in cache locations (142) is performed. Locations that store pixel data for locations in the image outside the region (20, 22) are selected for replacement, selectively exempting from replacement cache locations (142) that store pixel data locations in the image inside the region. In embodiments, different types of cache structure are used for caching data values inside and outside the region. In an embodiment the cache locations for pixel data inside the regions support a higher level of output parallelism than the cache locations for pixel data around the region.Type: GrantFiled: April 21, 2005Date of Patent: April 6, 2010Assignee: Silicon Hive B.V.Inventors: Ramanathan Setheraman, Aleksandar Beric, Carlos Antonio Alba Pinto, Harm Johannes Antonius Maria Peters, Patrick Peter Elizabeth Meuwissen, Srinivasan Balakrishnan, Gerard Veldman
-
Patent number: 7664929Abstract: A program of instruction words is executed with a VLIW data processing apparatus. The apparatus comprises a plurality of functional units capable of executing a plurality of instructions from each instruction word in parallel. The instructions from each of at least some of the instruction words are fetched from respective memory units in parallel, addressed with an instruction address that is common for the functional units. Translation of the instruction address into a physical address can be modified for one or more particular ones of the memory units. Modification is controlled by modification update instructions in the program. Thus, it can be selected dependent on program execution which instructions from the memory units will be combined into the instruction word in response to the instruction address.Type: GrantFiled: September 17, 2003Date of Patent: February 16, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman, Srinivasan Balakrishnan, Harm Johannes Antonius Maria Peters, Rafael Peset Llopis
-
Publication number: 20090135192Abstract: A programmable data processing circuit has a memory for storing pixel values, or more generally data values as a function of position in a signal. The programmable data processing circuit supports instructions that include an indication of a selected parameter value set that indicates how a plurality of data values must be arranged for parallel output from a memory. Instructions that indicate different parameter value sets can be executed intermixed with one another. The programmable data processing circuit responds to instructions of this type by retrieving the selected parameter value sets from a parameter storage circuit (246), and controlling a switching circuit (22) between a memory port (21) of a memory circuit (20) and a data port (26) at least partly dependent on the selected parameter value set.Type: ApplicationFiled: May 7, 2007Publication date: May 28, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman
-
Patent number: 7457970Abstract: A data processing apparatus has an instruction memory system arranged to output an instruction word, capable of containing a plurality of instructions, respective instruction words being output in response to respective instruction addresses. An instruction execution unit contains a plurality of functional units, each capable of executing a respective instruction from the instruction word in parallel with execution of other instructions from the instruction word by other ones of the functional units. A power saving circuit is provided to switch a selectable subset of the functional units and/or parts of the instruction memory to a power saving state, while other functional units and parts of the instruction memory continue processing instructions in a normal power consuming state. The power saving circuit selects the functional units and/or parts of the instruction memory dependent on program execution.Type: GrantFiled: September 17, 2003Date of Patent: November 25, 2008Assignee: Koninklijke Philips Electronics N.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman, Balakrishnan Srinivasan, Harm Johannes Antonius Maria Peters, Rafael Peset Llopis
-
Publication number: 20080282038Abstract: An array of data values, such as an image of pixel values, is stored in a main memory (12). A processing operation is performed using the pixel values. The processing operation defines time points of movement of a multidimensional region (20, 22) of locations in the image. Pixel values from inside and around the region are cached for processing. At least when a cache miss occurs for a pixel value from outside the region, cache replacement of data in cache locations (142) is performed. Locations that store pixel data for locations in the image outside the region (20, 22) are selected for replacement, selectively exempting from replacement cache locations (142) that store pixel data locations in the image inside the region. In embodiments, different types of cache structure are used for caching data values inside and outside the region. In an embodiment the cache locations for pixel data inside the regions support a higher level of output parallelism than the cache locations for pixel data around the region.Type: ApplicationFiled: April 21, 2005Publication date: November 13, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventors: Ramanathan Sethuraman, Aleksandar Beric, Carlos Antonio Alba Pinto, Harm Johannes Antonius Maria Peters, Patrick Peter Elizabeth Meuwissen, Srinivasan Balakrishnan, Gerard Veldman
-
Publication number: 20080133880Abstract: The data processing device has a plurality of functional units and issues instructions in successive instruction cycles. Instructions of a first type are each intended for one functional unit at a time. An instruction of a second type causes a combination of functional units to respond in the same instruction execution cycle, a result from one functional unit being used by another as part of the execution of the same instruction. Preferably, the device supports alternative operation at a number of different instruction cycle rates, dependent on whether an executed program segment contains instructions of the second type. The fastest instruction cycle rate does not allow execution of the instruction of the second type, because operation by different functional units does not fit within the instruction execution cycle.Type: ApplicationFiled: June 22, 2004Publication date: June 5, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventors: Carlos Antonio Alba Pinto, Balakrishnan Srinivasan, Ramanathan Sethuraman