Patents by Inventor Carlos J. R. P. Augusto
Carlos J. R. P. Augusto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080150782Abstract: An analog-to-digital converter apparatus for analog source signals of one polarity, includes one comparator formed from transistors, a block of digitally addressable voltage sources to set a reference voltage of the comparator, an asynchronous n-bit digital counter, a block of digitally addressable voltage sources to set the potential to be applied to the signal source, a digital control unit, a block storing the calibration data for an input capacitor of the comparator, and a base-2 multiplier block, being interconnected by lines, including a line connecting the input analog signal to the drain of a pass transistor, a line connecting the block of voltage sources to be connected to the signal source, a line connecting the digital control unit to transistor gates, and a line carrying the signal Vref from the block of digitally addressed voltage sources to the comparator.Type: ApplicationFiled: December 7, 2007Publication date: June 26, 2008Inventors: Carlos J.R.P. Augusto, Pedro N.C. Diniz
-
Patent number: 7319423Abstract: An analog-to-digital converter apparatus for analog source signals of one polarity, includes one comparator formed from transistors, a block of digitally addressable voltage sources to set a reference voltage of the comparator, an asynchronous n-bit digital counter, a block of digitally addressable voltage sources to set the potential to be applied to the signal source, a digital control unit, a block storing the calibration data for an input capacitor of the comparator, and a base-2 multiplier block, being interconnected by lines, including a line connecting the input analog signal to the drain of a pass transistor, a line connecting the block of voltage sources to be connected to the signal source, a line connecting the digital control unit to transistor gates, and a line carrying the signal Vref from the block of digitally addressed voltage sources to the comparator.Type: GrantFiled: May 5, 2006Date of Patent: January 15, 2008Assignee: Quantum Semiconductor LLCInventors: Carlos J. R. P. Augusto, Pedro N. C. Diniz
-
Patent number: 7265006Abstract: A method of fabricating heterojunction devices, in which heterojunction devices are epitaxially formed on active area regions surrounded by field oxide regions and containing embedded semiconductor wells. The epitaxial growth of the heterojunction device layers may be selective or not and the epitaxial layer may be formed so as to contact individually each one of a plurality of heterojunction devices or contact a plurality of heterojunction devices in parallel. This method can be used to fabricate three-terminal devices and vertically stacked devices.Type: GrantFiled: July 7, 2005Date of Patent: September 4, 2007Assignee: Quantum Semiconductor LLCInventors: Carlos J.R.P. Augusto, Lynn Forester
-
Patent number: 7153720Abstract: Light sensing devices are monolithically integrates with CMOS devices on Thin-Film Silicon-On-insulator (TF-SOI) or Thin-Film Germanium-On-Insulator (TF-GeOI) substrates. Photo-diode active layers are epitaxially grown on the front-side of the substrate and after full processing of the front-side of the substrate, the substrate material is removed under the buried insulator (buried oxide). Monolithically integrated structures are then fabricated on the back of the buried oxide. The back-side is then bonded to a new substrate that is transparent to the wavelengths of interest. For example, quartz, sapphire, glass, or plastic, are suitable for the visible range. Back-side illumination of the sensor matrix is thereby allowed, with light traveling through the structures fabricated on the back of the substrate, opposite to the side on which CMOS is made.Type: GrantFiled: June 1, 2005Date of Patent: December 26, 2006Assignee: Quantum Semiconductor LLCInventor: Carlos J. R. P. Augusto
-
Patent number: 7115963Abstract: In-pixel circuit architectures for CMOS image sensors are disclosed, which are suitable for avalanche photo-diodes operating either in linear or in non-linear mode. These architectures apply in particular to photo-diodes and image sensors in which CMOS devices are fabricated on thin-film silicon-on-insulator substrates.Type: GrantFiled: June 1, 2005Date of Patent: October 3, 2006Assignee: Quantum Semiconductor LLCInventors: Carlos J. R. P. Augusto, Pedro N. C. Diniz
-
Patent number: 7068206Abstract: A new methodology is disclosed to convert analog electric signals into digital data. The method provides a serial scheme without pre-definition of the number of bits (dynamic range). It allows digital processing of the input signal without sampling and holding of the input signal. Processing of the input signal is clock-less and asynchronously dependent on the time-evolution of the input signal itself. Thereby, a programmable, dynamic adjustment of bandwidth (product of dynamic range and speed of conversion) of the analog-to-digital conversion process can be achieved depending on the characteristics of the input signal. Dynamic adjustment of the bandwidth is accomplished by digitally controlling a “threshold” value at the input capacitor of the comparator, which when met by the input signal, triggers a transition at the output of the comparator.Type: GrantFiled: July 31, 2003Date of Patent: June 27, 2006Assignee: Quantum Semiconductor LLCInventors: Carlos J. R. P. Augusto, Pedro N. C. Diniz
-
Publication number: 20060014334Abstract: A method of fabricating heterojunction devices, in which heterojunction devices are epitaxially formed on active area regions surrounded by field oxide regions and containing embedded semiconductor wells. The epitaxial growth of the heterojunction device layers may be selective or not and the epitaxial layer may be formed so as to contact individually each one of a plurality of heterojunction devices or contact a plurality of heterojunction devices in parallel. This method can be used to fabricate three-terminal devices and vertically stacked devices.Type: ApplicationFiled: May 24, 2005Publication date: January 19, 2006Inventors: Carlos J.R.P. Augusto, Lynn Forester
-
Patent number: 6943051Abstract: A method in which thin-film p-i-n heterojunction photodiodes are formed by selective epitaxial growth/deposition on pre-designated active-area regions of standard CMOS devices. The thin-film p-i-n photodiodes are formed on active areas (for example n+-doped), and these are contacted at the bottom (substrate) side by the “well contact” corresponding to that particular active area. There is no actual potential well since that particular active area has only one type of doping. The top of each photodiode has a separate contact formed thereon. The selective epitaxial growth of the p-i-n photodiodes is modular, in the sense that there is no need to change any of the steps developed for the “pure” CMOS process flow. Since the active region is epitaxially deposited, there is the possibility of forming sharp doping profiles and band-gap engineering during the epitaxial process, thereby optimizing several device parameters for higher performance.Type: GrantFiled: October 12, 2001Date of Patent: September 13, 2005Assignee: Quantum Semiconductor LLCInventors: Carlos J. R. P. Augusto, Lynn Forester
-
Patent number: 6891869Abstract: A device comprising a number of different wavelength-selective active-layers arranged in a vertical stack, having band-alignment and work-function engineered lateral contacts to said active-layers, consisting of a contact-insulator and a conductor-insulator. Photons of different energies are selectively absorbed in or emitted by the active-layers. Contact means are arranged separately on the lateral sides of each layer or set of layers having the same parameters for extracting charge carriers generated in the photon-absorbing layers and/or injecting charge carriers into the photon-emitting layers. The device can be used for various applications: wavelength-selective multi-spectral solid-state displays, image-sensors, light-valves, light-emitters, etc. It can also be used for multiple-band gap solar-cells. The architecture of the device can be adapted to produce coherent light.Type: GrantFiled: December 14, 2001Date of Patent: May 10, 2005Assignee: Quantum Semiconductor LLCInventor: Carlos J. R. P. Augusto
-
Publication number: 20040097021Abstract: A method in which thin-film p-i-n heterojunction photodiodes are formed by selective epitaxial growth/deposition on pre-designated active-area regions of standard CMOS devices. The thin-film p-i-n photodiodes are formed on active areas (for example n+-doped), and these are contacted at the bottom (substrate) side by the “well contact” corresponding to that particular active area. There is no actual potential well since that particular active area has only one type of doping. The top of each photodiode has a separate contact formed thereon. The selective epitaxial growth of the p-i-n photodiodes is modular, in the sense that there is no need to change any of the steps developed for the “pure” CMOS process flow. Since the active region is epitaxially deposited, there is the possibility of forming sharp doping profiles and band-gap engineering during the epitaxial process, thereby optimizing several device parameters for higher performance.Type: ApplicationFiled: April 17, 2003Publication date: May 20, 2004Inventors: Carlos J.R.P. Augusto, Lynn Forester
-
Patent number: 6674099Abstract: A metal insulator semiconductor field effect transistor (MISFET) is disclosed comprising a source layer being made with a material having a source band-gap (EG2) and a source mid-gap value (EGM2), the source layer having a source Fermi-Level (EF2). A drain layer has a drain Fermi-Level (EF4). A channel layer is provided between the source layer and the drain layer, the channel layer being made with a material having a channel band-gap (EG3) and a channel mid-gap value (EGM3), the channel layer having a channel Fermi-Level (EF3). A source contact layer is connected to the source layer opposite the channel layer, the source contact layer having a source contact Fermi-Level (EF1). A gate electrode has a gate electrode Fermi-Level (EF6). The source band-gap is substantially narrower (EG2) than the channel band-gap (EG3).Type: GrantFiled: August 27, 2001Date of Patent: January 6, 2004Assignee: Quantum Semiconductor, LLCInventor: Carlos J. R. P. Augusto
-
Publication number: 20020101895Abstract: A device comprising a number of different wavelength-selective active-layers arranged in a vertical stack, having band-alignment and work-function engineered lateral contacts to said active-layers, consisting of a contact-insulator and a conductor-insulator. Photons of different energies are selectively absorbed in or emitted by the active-layers. Contact means are arranged separately on the lateral sides of each layer or set of layers having the same parameters for extracting charge carriers generated in the photon-absorbing layers and/or injecting charge carriers into the photon-emitting layers. The device can be used for various applications: wavelength-selective multi-spectral solid-state displays, image-sensors, light-valves, light-emitters, etc. It can also be used for multiple-band gap solar-cells. The architecture of the device can be adapted to produce coherent light.Type: ApplicationFiled: December 14, 2001Publication date: August 1, 2002Inventor: Carlos J.R.P. Augusto
-
Patent number: 5493986Abstract: A method is described which makes it possible to use VLSI-quality crystalline semiconductor substrates for the fabrication of the active devices of Active Matrix Flat Panels (AMFPD). The VLSI substrates are provided by arranging a layer of light transparent material in those areas of a semiconductor wafer in which no active device has to be provided, eliminating the semiconductor wafer whereby a transparent wafer is obtained with crystalline semiconductor regions therein and then shaping the transparent wafer into a sized module unit. Several module units can be bonded to a glass substrate and a conductive material is then deposited to make electrical interconnections between the module units. The bonding operation can be performed either at room temperature using a light-transparent glue or at higher temperature using a wafer bonding technique known in the art of Silicon-On-Insulator technology.Type: GrantFiled: January 5, 1995Date of Patent: February 27, 1996Inventor: Carlos J. R. P. Augusto