Patents by Inventor Carmelo Pistritto
Carmelo Pistritto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9191033Abstract: A completion-detector circuit for detecting completion of the transfer of asynchronous data on a communication channel with signal lines organized according to a delay-insensitive encoding (e.g., dual-rail, m-of-n, Berger encoding) comprises: logic circuitry for detecting the data on the aforesaid signal lines configured for: i) producing a first signal indicating the fact that the asynchronous data on the signal lines are stable; ii) producing a second signal indicating the fact that the signal lines are de-asserted; and an asynchronous finite-state machine supplied with the first signal and the second signal for producing a signal of detection of completion of transfer of the asynchronous data, the detection signal having: a first value, when the first signal is asserted; and a second value, when the second signal is asserted; and being on hold when neither one nor the other of said first signal and said second signal is asserted.Type: GrantFiled: April 1, 2013Date of Patent: November 17, 2015Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale, Carmelo Pistritto
-
Patent number: 8948215Abstract: A deserializer circuit includes demultiplexer circuitry configured to receive serial data from an input and output a plurality of divided data outputs, and multiplexer circuitry configured to receive a first logic level at a first input of said multiplexer circuitry, and receive a second logic level at a second input of said multiplexer circuitry and receive one of said divided data outputs at a control input of said multiplexer circuitry. The outputs of the multiplexer circuitry produce the received serial data in a parallel form.Type: GrantFiled: April 18, 2012Date of Patent: February 3, 2015Assignees: STMicroelectronics SA, STMicroelectronics S.r.l.Inventors: Mounir Zid, Alberto Scandurra, Carmelo Pistritto, Rached Tourki
-
Publication number: 20130259146Abstract: A completion-detector circuit for detecting completion of the transfer of asynchronous data on a communication channel with signal lines organized according to a delay-insensitive encoding (e.g., dual-rail, m-of-n, Berger encoding) comprises: logic circuitry for detecting the data on the aforesaid signal lines configured for: i) producing a first signal indicating the fact that the asynchronous data on the signal lines are stable; ii) producing a second signal indicating the fact that the signal lines are de-asserted; and an asynchronous finite-state machine supplied with the first signal and the second signal for producing a signal of detection of completion of transfer of the asynchronous data, the detection signal having: a first value, when the first signal is asserted; and a second value, when the second signal is asserted; and being on hold when neither one nor the other of said first signal and said second signal is asserted.Type: ApplicationFiled: April 1, 2013Publication date: October 3, 2013Applicant: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale, Carmelo Pistritto
-
Patent number: 8538273Abstract: A system for exchanging information in an on-chip communication network using optical flow information for communication between Intellectual Property cores. The information is exchanged between a plurality of initiators and targets in the Intellectual Property cores. The system includes a router for propagating optical flow information from the initiators to the targets. Each initiator includes an interface to convert the traffic generated by the initiator and transmit it in the form of an optical flow within the on-chip communication network, and each target includes an interface to convert information from the optical form into the electrical form. The system is organized as a parametric system and includes programming module to define a first set of high level parameters, a second set of initiator network interface parameters and a third set of target network interface parameters.Type: GrantFiled: July 26, 2012Date of Patent: September 17, 2013Assignee: STMicroelectronics s.r.l.Inventors: Alberto Scandurra, Giovanni Strano, Carmelo Pistritto
-
Publication number: 20120301144Abstract: A system for exchanging information in an on-chip communication network using optical flow information for communication between Intellectual Property cores. The information is exchanged between a plurality of initiators and targets in the Intellectual Property cores. The system includes a router for propagating optical flow information from the initiators to the targets. Each initiator includes an interface to convert the traffic generated by the initiator and transmit it in the form of an optical flow within the on-chip communication network, and each target includes an interface to convert information from the optical form into the electrical form. The system is organized as a parametric system and includes programming module to define a first set of high level parameters, a second set of initiator network interface parameters and a third set of target network interface parameters.Type: ApplicationFiled: July 26, 2012Publication date: November 29, 2012Applicant: STMicroelectronics s.r.l.Inventors: Alberto Scandurra, Giovanni Strano, Carmelo Pistritto
-
Publication number: 20120269206Abstract: A deserializer circuit includes demultiplexer circuitry configured to receive serial data from an input and output a plurality of divided data outputs, and multiplexer circuitry configured to receive a first logic level at a first input of said multiplexer circuitry, and receive a second logic level at a second input of said multiplexer circuitry and receive one of said divided data outputs at a control input of said multiplexer circuitry. The outputs of the multiplexer circuitry produce the received serial data in a parallel form.Type: ApplicationFiled: April 18, 2012Publication date: October 25, 2012Applicants: STMICROELECTRONICS S.A., UNIVERSITE DE MONASTIR, STMICROELECTRONICS SRLInventors: Mounir Zid, Alberto Scandurra, Carmelo Pistritto, Rached Tourki
-
Patent number: 8260147Abstract: A system for exchanging information in an on-chip communication network using optical flow information for communication between Intellectual Property cores. The information is exchanged between a plurality of initiators and targets in the Intellectual Property cores. The system includes a router for propagating optical flow information from the initiators to the targets. Each initiator includes an interface to convert the traffic generated by the initiator and transmit it in the form of an optical flow within the on-chip communication network, and each target includes an interface to convert information from the optical form into the electrical form. The system is organized as a parametric system and includes programming module to define a first set of high level parameters, a second set of initiator network interface parameters and a third set of target network interface parameters.Type: GrantFiled: April 9, 2010Date of Patent: September 4, 2012Assignee: STMicroelectronics S.r.l.Inventors: Alberto Scandurra, Giovanni Strano, Carmelo Pistritto
-
Patent number: 7925803Abstract: Full-duplex communication over a communication link between an initiator operating with an initiator clock and a target operating with a target clock involves, in communication from the initiator to the target: storing data from the initiator in a first FIFO memory with the initiator clock, reading data from the initiator stored in the first FIFO memory, wherein reading is with the target clock transmitting the data read from the first FIFO memory over a first mesochronous link, and storing the data transmitted over the first mesochronous link in a buffer whereby the data are made available to the target. Communication from the target to the initiator includes: transmitting data from the target over a second mesochronous link, and storing the data transmitted over the second mesochronous link in a second FIFO memory, wherein storing is with the target clock, whereby the data are made available to the initiator for reading from the second FIFO memory with the initiator clock signal.Type: GrantFiled: August 14, 2008Date of Patent: April 12, 2011Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Giuseppe Guarnaccia, Carmelo Pistritto
-
Publication number: 20100278532Abstract: A system for exchanging information in an on-chip communication network using optical flow information for communication between Intellectual Property cores. The information is exchanged between a plurality of initiators and targets in the Intellectual Property cores. The system includes a router for propagating optical flow information from the initiators to the targets. Each initiator includes an interface to convert the traffic generated by the initiator and transmit it in the form of an optical flow within the on-chip communication network, and each target includes an interface to convert information from the optical form into the electrical form. The system is organized as a parametric system and includes programming module to define a first set of high level parameters, a second set of initiator network interface parameters and a third set of target network interface parameters.Type: ApplicationFiled: April 9, 2010Publication date: November 4, 2010Applicant: STMICROELECTRONICS s.r.l.Inventors: Alberto SCANDURRA, Giovanni Strano, Carmelo Pistritto
-
Publication number: 20090049212Abstract: Full-duplex communication over a communication link between an initiator operating with an initiator clock and a target operating with a target clock involves, in communication from the initiator to the target: storing data from the initiator in a first FIFO memory with the initiator clock, reading data from the initiator stored in the first FIFO memory, wherein reading is with the target clock transmitting the data read from the first FIFO memory over a first mesochronous link, and storing the data transmitted over the first mesochronous link in a buffer whereby the data are made available to the target. Communication from the target to the initiator includes: transmitting data from the target over a second mesochronous link, and storing the data transmitted over the second mesochronous link in a second FIFO memory, wherein storing is with the target clock, whereby the data are made available to the initiator for reading from the second FIFO memory with the initiator clock signal.Type: ApplicationFiled: August 14, 2008Publication date: February 19, 2009Applicant: STMICROELECTRONICS S.R.L.Inventors: Daniele Mangano, Giuseppe Guarnaccia, Carmelo Pistritto
-
Publication number: 20060041693Abstract: A decoupler that allows for asynchronous communication between two synchronous IP cores. The decoupler reduces or eliminates the need for distribution and balancing of the clock. More specifically, the decoupler provides the ability to decouple an IP core from the interconnect clock domain, thereby reducing the need for clock balancing. The decoupler is inserted between a source IP core and a target IP core, and may include two interfaces, one located near the source and another located near the target. Synchronous data messages are converted to asynchronous data messages for transmission across a physical connection. Once the asynchronous data message is received by the interface near the target or source, the data message is converted back to a synchronous message.Type: ApplicationFiled: May 27, 2004Publication date: February 23, 2006Applicant: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale, Carmine Ciofi, Carmelo Pistritto
-
Patent number: 6986074Abstract: A system-on-chip (SOC) includes a power down circuit. Within the SOC are several circuit blocks, each of them operating responsive to a local clock signal. A system clock is coupled to the circuit blocks for providing a system clock signal that functions as the local clock signal for selected circuit blocks. A power control manager provides a signal that at least partially determines whether the system clock will act as the local clock for some of the circuit blocks. Within the circuit blocks is a shutdown circuit that selectively prevents the system clock signal from functioning as the local clock signal in those circuit blocks that receive the shutdown signal, but the shutdown circuit only operates after both the signal to shutdown is received from the power control manager and after the circuit block has, in fact, shutdown.Type: GrantFiled: November 5, 2001Date of Patent: January 10, 2006Assignee: STMicroelectronics S.r.l.Inventors: Michele Alia, Michele Carrano, Carmelo Pistritto