Patents by Inventor Caroline Hernandez
Caroline Hernandez has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240010179Abstract: An air dryer apparatus is provided for a vehicle air brake charging system. The air dryer apparatus comprises an air dryer governor assembly. The air dryer governor assembly includes a plastic sleeve having an external sleeve surface and an internal sleeve surface that defines a piston bore. The air dryer governor assembly also includes a piston disposed in the piston bore and slidable along the internal sleeve surface between a preset cut-out setting and a preset cut-in setting of the air dryer governor assembly. The air dryer governor assembly further includes one or more ribs disposed on the external sleeve surface to prevent deformation of the plastic sleeve when the piston slides along the internal sleeve surface between the preset cut-out and cut-in settings.Type: ApplicationFiled: July 6, 2022Publication date: January 11, 2024Inventors: Nadia Caroline Hernandez Leyva, Jose Guadalupe Ayala Sanchez
-
Patent number: 8975557Abstract: A method for treating a surface is disclosed. According to some aspects, the method includes ejecting matter from the surface by projecting an ejection agent on the surface. The ejection agent is selected from gases, fluids in supercritical state, solid materials in divided form, solid materials in a gas vector and electromagnetic radiation. The method includes trapping the ejected matter in one or several pieces of an aerogel situated on trajector of the ejected matter. A device for carrying out this method as well as the use of an aerogel to trap the matter ejected from a surface during a treatment of that surface are also disclosed. The method may be applied in fields including cleaning, satinizing, polishing, deburring, etching, marking, pre-adhesion surface preparation metallization enameling, painting or varnishing operations are done, in particular electronics, microelectronics, optics, optoelectronics, bijouterie, jewelry, and the restoration of art and antiques.Type: GrantFiled: September 7, 2009Date of Patent: March 10, 2015Assignee: Commissariat à l'Energie Atomique et aux Energies AlternativesInventor: Caroline Hernandez
-
Patent number: 8329498Abstract: A method manufactures semiconductor chips each comprising a component implanted in the semiconductor. The method includes collectively implanting components onto a front face of a semiconductor wafer and fixing a plate of a transparent material onto the front face of the wafer. Fixing the plate of transparent material is preceded by a step of depositing, on the front face of the wafer, at least one layer of polymer material forming an optical filter. Application is particularly to the manufacturing of imagers.Type: GrantFiled: October 29, 2010Date of Patent: December 11, 2012Assignee: STMicroelectronics Rousset SASInventor: Caroline Hernandez
-
Publication number: 20110215075Abstract: A method for treating a surface is disclosed. According to some aspects, the method includes ejecting matter from the surface by projecting an ejection agent on the surface. The ejection agent is selected from gases, fluids in supercritical state, solid materials in divided form,. solid materials in a as vector and electromagnetic radiation. The method includes trapping the ejected matter in one or several pieces of an aerogel situated on trajector of the ejected matter. A device for car in out this method as well as the use of an aerogel to trap the matter ejected from a surface during a treatment of that surface are also disclosed. The method may be applied in fields including cleaning, satinizing, polishing, deburring, etching, marking, pre-adhesion surface preparation metallization enameling, painting or varnishing operations are done, in particular electronics, microelectronics, optics, optoelectronics, bijouterie, jewelry, and the restoration of art and antiques.Type: ApplicationFiled: September 7, 2009Publication date: September 8, 2011Inventor: Caroline Hernandez
-
Patent number: 7919022Abstract: A method manufactures a digital image sensor including at least one optical lens using a hardenable liquid or gelatinous material. The method includes depositing a calibrated volume of the material on a lens formation base using a tubular needle of a small diameter, so that the volume of material deposited has at least one convex part under the effect of interface energies, and hardening all or part of the volume of deposited material.Type: GrantFiled: May 22, 2007Date of Patent: April 5, 2011Assignee: STMicroelectronics SAInventor: Caroline Hernandez
-
Publication number: 20110045625Abstract: A method manufactures semiconductor chips each comprising a component implanted in the semiconductor. The method includes collectively implanting components onto a front face of a semiconductor wafer and fixing a plate of a transparent material onto the front face of the wafer. Fixing the plate of transparent material is preceded by a step of depositing, on the front face of the wafer, at least one layer of polymer material forming an optical filter. Application is particularly to the manufacturing of imagers.Type: ApplicationFiled: October 29, 2010Publication date: February 24, 2011Applicant: STMICROELECTRONICS ROUSSET SASInventor: Caroline Hernandez
-
Patent number: 7851826Abstract: A method manufactures semiconductor chips each comprising a component implanted in the semiconductor. The method includes collectively implanting components onto a front face of a semiconductor wafer and fixing the a plate of a transparent material onto the front face of the wafer. Fixing the plate of transparent material is preceded by a step of depositing, on the front face of the wafer, at least one layer of polymer material forming an optical filter. Application is particularly to the manufacturing of imagers.Type: GrantFiled: July 17, 2007Date of Patent: December 14, 2010Assignee: STMicroelectronics Rousset SASInventor: Caroline Hernandez
-
Publication number: 20080023739Abstract: A method manufactures semiconductor chips each comprising a component implanted in the semiconductor. The method includes collectively implanting components onto a front face of a semiconductor wafer and fixing a plate of a transparent material onto the front face of the wafer. Fixing the plate of transparent material is preceded by a step of depositing, on the front face of the wafer, at least one layer of polymer material forming an optical filter. Application is particularly to the manufacturing of imagers.Type: ApplicationFiled: July 17, 2007Publication date: January 31, 2008Applicant: STMICROELECTRONICS ROUSSET SASInventor: Caroline Hernandez
-
Publication number: 20070290244Abstract: A method for processing a scratched surface of a material that is transparent to electromagnetic radiation includes a step of depositing onto the scratched surface at least one layer of a polymer material having substantially the same optical index as the material having the scratched surface, so as to fill in the scratches, and a step of polymerizing the polymer material. The method may be applied to the manufacture of semiconductor wafers including imagers.Type: ApplicationFiled: May 24, 2007Publication date: December 20, 2007Applicant: STMICROELECTRONICS ROUSSET SASInventor: Caroline Hernandez
-
Publication number: 20070273054Abstract: A method manufactures a digital image sensor including at least one optical lens using a hardenable liquid or gelatinous material. The method includes depositing a calibrated volume of the material on a lens formation base using a tubular needle of a small diameter, so that the volume of material deposited has at least one convex part under the effect of interface energies, and hardening all or part of the volume of deposited material.Type: ApplicationFiled: May 22, 2007Publication date: November 29, 2007Applicant: STMICROELECTRONICS ROUSSET SASInventor: Caroline Hernandez
-
Publication number: 20070218649Abstract: A method for processing a first semiconductor wafer having a first surface and a second surface, by placing, on the second surface of the first wafer, a second wafer with an interposed resist layer, and thinning down the first surface of the first semiconductor wafer.Type: ApplicationFiled: May 15, 2007Publication date: September 20, 2007Applicant: STMicroelectronics SAInventor: Caroline Hernandez
-
Patent number: 6690027Abstract: A method for forming on a Ge or Si monocrystalline substrate successive Si/Ge, Si/SiGe, or Si/SiGe/Ge layers for a Ge substrate and inversely for a Si substrate is described. Electrochemical treatment of the stack of layers to make the layers porous and form therein residual crystallites is also described. The invention may be used to provide devices having layers of planes of quantum drops.Type: GrantFiled: June 13, 2002Date of Patent: February 10, 2004Assignee: France TélécomInventors: Daniel Bensahel, Yves Campidelli, Caroline Hernandez
-
Patent number: 6551698Abstract: Method for preparing a silicon substrate to form a thin electric insulating layer (24), characterized in that it comprises: a deoxidation step of at least one part of the silicon substrate (10), then a heat treatment step of the substrate at a temperature of 750° C. or less, the heat treatment being conducted in a NO-containing atmosphere at a pressure of 5.103 Pa (50 mBr) or less, in order to form a layer of silicon oxynitride (22) on the substrate. Use for the production of EPROM and DRAM memories.Type: GrantFiled: April 4, 2001Date of Patent: April 22, 2003Assignee: Commissariat a l'Energie AtomiqueInventors: François Martin, Daniel Bensahel, Caroline Hernandez, Laurent Vallier
-
Patent number: 6537370Abstract: The invention concerns a method which consists in: (a) stabilization of the monocrystalline silicon substrate temperature at a first predetermined temperature T1 of 400 to 500° C.; (b) chemical vapour deposition (CVD) of germanium at said first predetermined temperature T1 until a base germanium layer is formed on the substrate, with a predetermined thickness less than the desired final thickness; (c) increasing the CVD temperature from said first predetermined temperature T1 up to a second predetermined temperature T2 of 750 to 850° C.; and (d) carrying on with CVD of germanium at said second predetermined temperature T2 until the desired final thickness for the monocrystalline germanium final layer is obtained. The invention is useful for making semiconductor devices.Type: GrantFiled: March 9, 2001Date of Patent: March 25, 2003Assignee: France TélécomInventors: Caroline Hernandez, Yves Campidelli, Daniel Bensahel
-
Patent number: 6528399Abstract: A MOSFET transistor comprising a gate made of silicon-germanium alloy, formed on a single crystal silicon substrate by means of a thin insulating layer, and drain and source regions implanted in the substrate on each side of the gate, characterized in that the gate comprises side regions presenting an increasing germanium percentage towards the sides of the gate facing the drain and source regions. Advantage: compensation of the short channel effect by locally decreasing the work function of the gate material near the drain and source regions.Type: GrantFiled: June 29, 2000Date of Patent: March 4, 2003Assignee: STMicroelectronics, S.A.Inventors: Jérôme Alieu, Caroline Hernandez, Michel Haond
-
Patent number: 6429098Abstract: The process consists in depositing, by chemical vapour deposition using a mixture of silicon and germanium precursor gases, a single-crystal layer of silicon or germanium on a germanium or silicon substrate by decreasing or increasing the temperature in the range 800-450° C. and at the same time by increasing the Si/Ge or Ge/Si weight ratio from 0 to 100% in the precursor gas mixture, respectively.Type: GrantFiled: September 11, 2000Date of Patent: August 6, 2002Assignee: France TélécomInventors: Daniel Bensahel, Yves Campidelli, Caroline Hernandez, Maurice Rivoire
-
Patent number: 6399502Abstract: The process comprises: etching, in a semiconductor substrate (2), at least one trench (3) with predetermined width and depth; depositing, on the substrate and in the trench, a stack of successive and alternate layers of Si1−xGex (0<x≦1) and Si (5-8), the number and the thickness of which depend on the final use intended for the heterostructure; and chemical-mechanical polishing in order to obtain a final heterostructure having a plane upper main surface, level with which the stack layers deposited in the trench are flush.Type: GrantFiled: March 31, 2000Date of Patent: June 4, 2002Assignee: France TélécomInventors: Caroline Hernandez, Yves Campidelli, Maurice Rivoire, Daniel Bensahel
-
Patent number: 6372581Abstract: A method of nitriding the gate oxide layer of a semiconductor device includes the chemical growth on a silicon substrate of a native silicon oxide layer ≦1 nm thick; treating said substrate coated with the native silicon oxide layer with gas NO at a temperature ≦700° C. and a pressure level ≦104 Pa to obtain a nitrided native silicon oxide layer; and the growth of the gate oxide layer. The method is applicable to PMOS devices. Further modifications and alternative embodiments of various aspects of the invention will be apparent to those skilled in the art in view of this description. Accordingly, this description is to be construed as illustrative only and is for the purpose of teaching those skilled in the art the general manner of carrying out the invention. It is to be understood that the forms of the invention shown and described herein are to be taken as the presently preferred embodiments.Type: GrantFiled: October 18, 1999Date of Patent: April 16, 2002Assignee: France TelecomInventors: Daniel Bensahel, Yves Campidelli, François Martin, Caroline Hernandez
-
Patent number: 6255149Abstract: A method which includes, prior to depositing the encapsulating silicon layer: A) depositing on the Si1−xGex layer a thin film of amorphous or polycrystalline silicon, then in treating said silicon film with gas nitric oxide at a temperature between 450 to 600° C. and at a pressure level of 104 to 105 Pa to obtain a thin nitrided silicon film; or B) depositing on the Si1−xGex layer a thin film of amorphous or polycrystalline silicon and oxidizing the silicon film to form a surface film of silicon oxide less than 1 nm thick and optionally treating the oxidized amorphous or polycrystalline silicon film with nitric oxide as in A). The invention is applicable to CMOS semiconductors.Type: GrantFiled: October 19, 1999Date of Patent: July 3, 2001Assignee: France TélécomInventors: Daniel Bensahel, Yves Campidelli, François Martin, Caroline Hernandez
-
Patent number: 6117750Abstract: The process consists in depositing, by chemical vapor deposition using a mixture of silicon and germanium precursor gases, a single-crystal layer of silicon or germanium on a germanium or silicon substrate by decreasing or increasing the temperature in the range 800-450.degree. C. and at the same time by increasing the Si/Ge or Ge/Si weight ratio from 0 to 100% in the precursor gas mixture, respectively.Type: GrantFiled: December 21, 1998Date of Patent: September 12, 2000Assignee: France TelecomInventors: Daniel Bensahel, Yves Campidelli, Caroline Hernandez, Maurice Rivoire