Patents by Inventor Carson D. Henrion
Carson D. Henrion has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9405357Abstract: An integrated circuit device includes a first module disposed within a first power domain, a second module disposed in a second power domain that is a sub-domain of the first power domain, first power gating logic, and second power gating logic. The first power gating logic generates a first virtual power supply for the first module. The second power gating logic is powered by the first virtual power supply for generating a second virtual power supply for the second power domain.Type: GrantFiled: April 1, 2013Date of Patent: August 2, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Stephen V. Kosonocky, Christopher Spence Oliver, Sudha Thiruvengadam, Carson D. Henrion
-
Publication number: 20140298068Abstract: An integrated circuit device includes a first module disposed within a first power domain, a second module disposed in a second power domain that is a sub-domain of the first power domain, first power gating logic, and second power gating logic. The first power gating logic generates a first virtual power supply for the first module. The second power gating logic is powered by the first virtual power supply for generating a second virtual power supply for the second power domain.Type: ApplicationFiled: April 1, 2013Publication date: October 2, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Stephen V. Kosonocky, Christopher Spence Oliver, Sudha Thiruvengadam, Carson D. Henrion
-
Patent number: 8391432Abstract: A method of serializing a data stream includes passing a series of data words from a source in a first clock domain to a serializer in a second clock domain and passing valid signals from the source to the serializer indicating when each of the data words is available from the source. The serializer divides each of the data words into a plurality of portions for serial transmission. The method also includes synchronizing the serializer and the source based on the first of the valid signals.Type: GrantFiled: August 8, 2005Date of Patent: March 5, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Carson D. Henrion, Daniel A. Berkram
-
Patent number: 7856576Abstract: In one embodiment, a controller for an associative memory having n ways contains circuitry for sending a request to search an indexed location in each of the n ways for a tag, wherein the tag and an index that is used to denote the indexed location form a memory address. The controller also contains circuitry, responsive to the request, for sending a set of n validity values, each validity value indicating, for a respective way, whether the indexed location is a valid location or a defective location. Additionally, the controller contains circuitry for receiving a hit signal that indicates whether a match to the tag was found at any of the indexed locations, wherein no hit is ever received for a defective location.Type: GrantFiled: April 25, 2007Date of Patent: December 21, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Carson D. Henrion, Dan Robinson
-
Patent number: 7715251Abstract: A memory access strobe configuration system and process operable to generate a strobe signal having a selected phase. Based on the strobe signal, a write/read cycle using a first logic value at a memory location of a memory device generates a result logic value. The result logic value provided by the write/read cycle is compared to the first logic value. Where there is a mismatch between the result logic value and the first logic value, the phase of the strobe signal is updated. The process is then repeated using a strobe signal having the updated phase.Type: GrantFiled: October 25, 2006Date of Patent: May 11, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Christopher Wilson, Carson D. Henrion, Daniel Alan Berkram
-
Patent number: 7515667Abstract: In one embodiment, a method for reducing synchronizer shadow involves: 1) receiving and deserializing a serialized data flit of known length, under control of a first clock domain; 2) before receiving all of the serialized data flit, beginning to resolve a valid signal for the deserialized data flit in a second clock domain; 3) upon receiving and deserializing all of the serialized data flit, latching the deserialized data flit under control of the first clock domain; and 4) after latching the deserialized data flit, and a predetermined number of clock edges of the second clock domain after beginning to resolve the valid signal, i) resolving the valid signal; and ii) transferring the latched data flit into the second clock domain in response to the valid signal.Type: GrantFiled: November 9, 2005Date of Patent: April 7, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventor: Carson D. Henrion
-
Publication number: 20080270703Abstract: In one embodiment, a controller for an associative memory having n ways contains circuitry for sending a request to search an indexed location in each of the n ways for a tag, wherein the tag and an index that is used to denote the indexed location form a memory address. The controller also contains circuitry, responsive to the request, for sending a set of n validity values, each validity value indicating, for a respective way, whether the indexed location is a valid location or a defective location. Additionally, the controller contains circuitry for receiving a hit signal that indicates whether a match to the tag was found at any of the indexed locations, wherein no hit is ever received for a defective location.Type: ApplicationFiled: April 25, 2007Publication date: October 30, 2008Inventors: Carson D. Henrion, Dan Robinson
-
Publication number: 20080101139Abstract: A memory access strobe configuration system and process operable to generate a strobe signal having a selected phase. Based on the strobe signal, a write/read cycle using a first logic value at a memory location of a memory device generates a result logic value. The result logic value provided by the write/read cycle is compared to the first logic value. Where there is a mismatch between the result logic value and the first logic value, the phase of the strobe signal is updated. The process is then repeated using a strobe signal having the updated phase.Type: ApplicationFiled: October 25, 2006Publication date: May 1, 2008Inventors: Christopher Wilson, Carson D. Henrion, Daniel Alan Berkram
-
Patent number: 7127536Abstract: A source-synchronous data receiver includes a storage device for sequentially storing data received from a data source, a data output device for sequentially outputting the data that is stored in the storage device, and a control for controlling the data output device, so that the data output device makes available particular data previously stored by the data storage device a programmable predetermined number of clock states after data is called for, e.g., a read command to the data source is initiated.Type: GrantFiled: September 30, 2002Date of Patent: October 24, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Gary L. Taylor, Carson D. Henrion
-
Patent number: 7019367Abstract: An integrated circuit is disclosed herein. One embodiment of the integrated circuit comprises a power supply conductor, a circuit, at least one bypass capacitor, and an electrostatic protection circuit. The circuit may be located on a first piece of silicon, which may be located on a first insulator. The bypass capacitor may be located on a second piece of silicon, which may be located on second insulator. The electrostatic protection circuit may be located on a third piece of silicon, which may be located on a third insulator. The electrostatic protection circuit is connected to the power supply conductor by way of a first line. The bypass capacitor and the circuit are connected to the power supply conductor by way of a second line. The resistance of the second line is greater than the resistance of the first line.Type: GrantFiled: September 5, 2003Date of Patent: March 28, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Carson D. Henrion, Gary L. Taylor
-
Publication number: 20040062323Abstract: A source-synchronous data receiver includes a storage device for sequentially storing data received from a data source, a data output device for sequentially outputting the data that is stored in the storage device, and a control for controlling the data output device, so that the data output device makes available particular data previously stored by the data storage device a programmable predetermined number of clock states after data is called for, e.g., a read command to the data source is initiated.Type: ApplicationFiled: September 30, 2002Publication date: April 1, 2004Inventors: Gary L. Taylor, Carson D. Henrion