Abstract: A signaling link retimer injects flow-rate compensation transmissions into a synthesized symbol stream in coordination with flow-rate compensation transmissions detected within a received symbol stream, enabling the retimer to switch seamlessly between forwarding the received symbol stream and outputting the synthesized symbol stream.

Abstract: An integrated-circuit retimer selectively logs information corresponding to mission-mode data, received and transmitted via counterpart high-bandwidth data interfaces, in real-time and accordance with contents of a logging control storage written by an external component during retimer run time.

Abstract: Examples described herein relate to configuring a Network Interface Card (NIC) of a compute node, such as a server. The NIC may receive an LLDP frame with a first configuration for the NIC. The first configuration is compared with a second configuration. The second configuration corresponds to an existing configuration of the NIC. In response to determining that the second configuration does not match the first configuration, the NIC is configured with the first configuration during a boot-up of the compute node.

Abstract: A low-latency signaling link retimer generates an output signal transmission synchronously with respect to a core clock signal alternately selected from two or more plesiochronous or mesochronous clock sources with switchover between or among the core-clock sources executed without shrinking, extending or otherwise disrupting the edge-to-edge core clock period or clock duty cycle.

Abstract: Examples described herein relate to configuring a Network Interface Card (NIC) of a compute node, such as a server. The NIC may receive an LLDP frame with a first configuration for the NIC. The first configuration is compared with a second configuration. The second configuration corresponds to an existing configuration of the NIC. In response to determining that the second configuration does not match the first configuration, the NIC is configured with the first configuration during a boot-up of the compute node.

Abstract: A low-latency signaling link retimer generates an output signal transmission synchronously with respect to a core clock signal alternately selected from two or more plesiochronous or mesochronous clock sources with switchover between or among the core-clock sources executed without shrinking, extending or otherwise disrupting the edge-to-edge core clock period or clock duty cycle.

Abstract: First and second clock signals are generated based on signal transitions within first and second streams of symbols, respectively, received within an integrated circuit component, the first and second clock signals having a time-varying phase offset with respect to one another. A first control circuit, operating in a first timing domain established by the first clock signal, generates first control information based on the first stream of symbols and forwards the first control information, via a domain crossing circuit that bridges the time-varying phase offset, to a second control circuit operating in a second timing domain. The second control circuit generates a third stream of symbols based on the first control information and on the second stream of symbols, and a transmit circuit outputs the third stream of symbols from the integrated circuit component synchronously with respect to the second clock signal.

Abstract: A signaling link retimer injects flow-rate compensation transmissions into a synthesized symbol stream in coordination with flow-rate compensation transmissions detected within a received symbol stream, enabling the retimer to switch seamlessly between forwarding the received symbol stream and outputting the synthesized symbol stream.

Abstract: Groups of signal conductors within a configurable communication system are managed by respective, dedicated media controllers implement a configurable number of independent communication channels through coordinated action so that signal conductors need not be multiplexed to/from multiple controllers and no media controllers or input/output driver circuits therein need be disabled in any configuration.

Abstract: A signaling-link retimer concatenates discontiguous leading and trailing portions of a precoded and scrambled symbol stream, shunting the trailing portion of the stream ahead of unneeded stream content to dynamically reduce the number of symbols queued between retimer input and output and thus reduce retimer transit latency.

Abstract: A low-latency signaling link retimer generates an output signal transmission synchronously with respect to a core clock signal alternately selected from two or more plesiochronous or mesochronous clock sources with switchover between or among the core-clock sources executed without shrinking, extending or otherwise disrupting the edge-to-edge core clock period or clock duty cycle.

Abstract: Examples described herein include receiving contact information of a management controller for a host device and querying the management controller for a supported data network adapter over a management network. In response to a determination that the host device comprises a supported data network adapter, identifying information of a storage array is transmitted to the management controller. Examples also include receiving a unique identifier of a storage volume associated with the storage array and configuring, over the management network, the supported data network adapter to boot from the storage volume over a data network that is out of band from the management network.

Abstract: Examples described herein include receiving contact information of a management controller for a host device and querying the management controller for a supported data network adapter over a management network. In response to a determination that the host device comprises a supported data network adapter, identifying information of a storage array is transmitted to the management controller. Examples also include receiving a unique identifier of a storage volume associated with the storage array and configuring, over the management network, the supported data network adapter to boot from the storage volume over a data network that is out of band from the management network.